Cargando…
SEU Hardened D Flip-Flop Design with Low Area Overhead
D flip-flop (DFF) is the basic unit of sequential logic in digital circuits. However, because of an internal cross-coupled inverter pair, it can easily appear as a single event upset (SEU) when hit by high-energy particles, resulting in the error in the value stored in the flip-flop. On this basis,...
Autores principales: | Yin, Chenyu, Zhou, Yulun, Liu, Hongxia, Xiang, Qi |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10609415/ https://www.ncbi.nlm.nih.gov/pubmed/37893273 http://dx.doi.org/10.3390/mi14101836 |
Ejemplares similares
-
A Radiation-Hardened SAR ADC with Delay-Based Dual Feedback Flip-Flops for Sensor Readout Systems
por: Ro, Duckhoon, et al.
Publicado: (2019) -
An All-Photonic Molecule-Based
D Flip-Flop
por: Remón, Patricia, et al.
Publicado: (2011) -
Flip-flop design in nanometer CMOS: from high speed to low energy
por: Alioto, Massimo, et al.
Publicado: (2015) -
CERN: Discovery of 'flip-flop' nuclei
Publicado: (1977) -
Flip-Flopping Retinal in Microbial Rhodopsins as a Template for a Farnesyl/Prenyl Flip-Flop Model in Eukaryote GPCRs
por: De Loof, Arnold, et al.
Publicado: (2019)