Cargando…
Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs
Side-channel disassembly attacks recover CPU instructions from power or electromagnetic side-channel traces measured during code execution. These attacks typically rely on physical access, proximity to the victim device, and high sampling rate measuring instruments. In this work, however, we analyze...
Autores principales: | Glamočanin, Ognjen, Shrivastava, Shashwat, Yao, Jinwei, Ardo, Nour, Payer, Mathias, Stojilović, Mirjana |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer International Publishing
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10685722/ https://www.ncbi.nlm.nih.gov/pubmed/38037617 http://dx.doi.org/10.1007/s41635-023-00135-1 |
Ejemplares similares
-
Algorithms on CPUs and FPGAs for the ATLAS LVL2 trigger
por: Sessler, Matthias
Publicado: (2000) -
Pattern recognition algorithms on FPGAs and CPUs for the ATLAS LVL2 trigger
por: Hinkelbein, C, et al.
Publicado: (2000) -
Fast Failure Erasure Encoding Using Just in Time Compilation for CPUs, GPUs, and FPGAs
por: Rohr, David, et al.
Publicado: (2017) -
CMS High Level Trigger performance comparison on CPUs and GPUs
por: Bocci, Andrea
Publicado: (2023) -
The RapidMind Development Platform for Cell, GP-GPU, and Multicore CPUs
por: Prof. M. McCool, U. of Waterloo and RapidMind Inc.
Publicado: (2007)