Cargando…
VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality
State-of-the-art large-scale neuromorphic systems require sophisticated spike event communication between units of the neural network. We present a high-speed communication infrastructure for a waferscale neuromorphic system, based on application-specific neuromorphic communication ICs in an field p...
Autores principales: | Scholze, Stefan, Schiefer, Stefan, Partzsch, Johannes, Hartmann, Stephan, Mayr, Christian Georg, Höppner, Sebastian, Eisenreich, Holger, Henker, Stephan, Vogginger, Bernhard, Schüffny, Rene |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Frontiers Research Foundation
2011
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3191349/ https://www.ncbi.nlm.nih.gov/pubmed/22016720 http://dx.doi.org/10.3389/fnins.2011.00117 |
Ejemplares similares
-
Switched-capacitor realization of presynaptic short-term-plasticity and stop-learning synapses in 28 nm CMOS
por: Noack, Marko, et al.
Publicado: (2015) -
Reducing the computational footprint for real-time BCPNN learning
por: Vogginger, Bernhard, et al.
Publicado: (2015) -
On the Relation between Bursts and Dynamic Synapse Properties: a Modulation-Based Ansatz
por: Mayr, Christian, et al.
Publicado: (2009) -
Configurable analog-digital conversion using the neural engineering framework
por: Mayr, Christian G., et al.
Publicado: (2014) -
Network-driven design principles for neuromorphic systems
por: Partzsch, Johannes, et al.
Publicado: (2015)