Cargando…
Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al(2)O(3) stack structure using an implant-free technique
In this work, we present a gate-all-around (GAA) low-temperature poly-Si nanowire (NW) junctionless device with TiN/Al(2)O(3) gate stack using an implant-free approach. Since the source/drain and channel regions are sharing one in situ phosphorous-doped poly-Si material, the process flow and cost co...
Autores principales: | Su, Chun-Jung, Tsai, Tzu-I, Lin, Horng-Chih, Huang, Tiao-Yuan, Chao, Tien-Sheng |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer
2012
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3422205/ https://www.ncbi.nlm.nih.gov/pubmed/22726886 http://dx.doi.org/10.1186/1556-276X-7-339 |
Ejemplares similares
-
A junctionless SONOS nonvolatile memory device constructed with in situ-doped polycrystalline silicon nanowires
por: Su, Chun-Jung, et al.
Publicado: (2012) -
A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory
por: Yeh, Mu-Shih, et al.
Publicado: (2014) -
Effects of Random Nanosized TiN Grain on Characteristic of Gate-All-Around FinFETs with Ferroelectric HZO Layer
por: Li, Yiming, et al.
Publicado: (2022) -
Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
por: Guerfi, Youssouf, et al.
Publicado: (2016) -
Characterizing the electrical properties of raised S/D junctionless thin-film transistors with a dual-gate structure
por: Cheng, Ya-Chi, et al.
Publicado: (2014)