Cargando…

Efficient Universal Computing Architectures for Decoding Neural Activity

The ability to decode neural activity into meaningful control signals for prosthetic devices is critical to the development of clinically useful brain– machine interfaces (BMIs). Such systems require input from tens to hundreds of brain-implanted recording electrodes in order to deliver robust and a...

Descripción completa

Detalles Bibliográficos
Autores principales: Rapoport, Benjamin I., Turicchia, Lorenzo, Wattanapanitch, Woradorn, Davidson, Thomas J., Sarpeshkar, Rahul
Formato: Online Artículo Texto
Lenguaje:English
Publicado: Public Library of Science 2012
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3440437/
https://www.ncbi.nlm.nih.gov/pubmed/22984404
http://dx.doi.org/10.1371/journal.pone.0042492
_version_ 1782243162777976832
author Rapoport, Benjamin I.
Turicchia, Lorenzo
Wattanapanitch, Woradorn
Davidson, Thomas J.
Sarpeshkar, Rahul
author_facet Rapoport, Benjamin I.
Turicchia, Lorenzo
Wattanapanitch, Woradorn
Davidson, Thomas J.
Sarpeshkar, Rahul
author_sort Rapoport, Benjamin I.
collection PubMed
description The ability to decode neural activity into meaningful control signals for prosthetic devices is critical to the development of clinically useful brain– machine interfaces (BMIs). Such systems require input from tens to hundreds of brain-implanted recording electrodes in order to deliver robust and accurate performance; in serving that primary function they should also minimize power dissipation in order to avoid damaging neural tissue; and they should transmit data wirelessly in order to minimize the risk of infection associated with chronic, transcutaneous implants. Electronic architectures for brain– machine interfaces must therefore minimize size and power consumption, while maximizing the ability to compress data to be transmitted over limited-bandwidth wireless channels. Here we present a system of extremely low computational complexity, designed for real-time decoding of neural signals, and suited for highly scalable implantable systems. Our programmable architecture is an explicit implementation of a universal computing machine emulating the dynamics of a network of integrate-and-fire neurons; it requires no arithmetic operations except for counting, and decodes neural signals using only computationally inexpensive logic operations. The simplicity of this architecture does not compromise its ability to compress raw neural data by factors greater than [Image: see text]. We describe a set of decoding algorithms based on this computational architecture, one designed to operate within an implanted system, minimizing its power consumption and data transmission bandwidth; and a complementary set of algorithms for learning, programming the decoder, and postprocessing the decoded output, designed to operate in an external, nonimplanted unit. The implementation of the implantable portion is estimated to require fewer than 5000 operations per second. A proof-of-concept, 32-channel field-programmable gate array (FPGA) implementation of this portion is consequently energy efficient. We validate the performance of our overall system by decoding electrophysiologic data from a behaving rodent.
format Online
Article
Text
id pubmed-3440437
institution National Center for Biotechnology Information
language English
publishDate 2012
publisher Public Library of Science
record_format MEDLINE/PubMed
spelling pubmed-34404372012-09-14 Efficient Universal Computing Architectures for Decoding Neural Activity Rapoport, Benjamin I. Turicchia, Lorenzo Wattanapanitch, Woradorn Davidson, Thomas J. Sarpeshkar, Rahul PLoS One Research Article The ability to decode neural activity into meaningful control signals for prosthetic devices is critical to the development of clinically useful brain– machine interfaces (BMIs). Such systems require input from tens to hundreds of brain-implanted recording electrodes in order to deliver robust and accurate performance; in serving that primary function they should also minimize power dissipation in order to avoid damaging neural tissue; and they should transmit data wirelessly in order to minimize the risk of infection associated with chronic, transcutaneous implants. Electronic architectures for brain– machine interfaces must therefore minimize size and power consumption, while maximizing the ability to compress data to be transmitted over limited-bandwidth wireless channels. Here we present a system of extremely low computational complexity, designed for real-time decoding of neural signals, and suited for highly scalable implantable systems. Our programmable architecture is an explicit implementation of a universal computing machine emulating the dynamics of a network of integrate-and-fire neurons; it requires no arithmetic operations except for counting, and decodes neural signals using only computationally inexpensive logic operations. The simplicity of this architecture does not compromise its ability to compress raw neural data by factors greater than [Image: see text]. We describe a set of decoding algorithms based on this computational architecture, one designed to operate within an implanted system, minimizing its power consumption and data transmission bandwidth; and a complementary set of algorithms for learning, programming the decoder, and postprocessing the decoded output, designed to operate in an external, nonimplanted unit. The implementation of the implantable portion is estimated to require fewer than 5000 operations per second. A proof-of-concept, 32-channel field-programmable gate array (FPGA) implementation of this portion is consequently energy efficient. We validate the performance of our overall system by decoding electrophysiologic data from a behaving rodent. Public Library of Science 2012-09-12 /pmc/articles/PMC3440437/ /pubmed/22984404 http://dx.doi.org/10.1371/journal.pone.0042492 Text en © 2012 Rapoport et al http://creativecommons.org/licenses/by/4.0/ This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are properly credited.
spellingShingle Research Article
Rapoport, Benjamin I.
Turicchia, Lorenzo
Wattanapanitch, Woradorn
Davidson, Thomas J.
Sarpeshkar, Rahul
Efficient Universal Computing Architectures for Decoding Neural Activity
title Efficient Universal Computing Architectures for Decoding Neural Activity
title_full Efficient Universal Computing Architectures for Decoding Neural Activity
title_fullStr Efficient Universal Computing Architectures for Decoding Neural Activity
title_full_unstemmed Efficient Universal Computing Architectures for Decoding Neural Activity
title_short Efficient Universal Computing Architectures for Decoding Neural Activity
title_sort efficient universal computing architectures for decoding neural activity
topic Research Article
url https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3440437/
https://www.ncbi.nlm.nih.gov/pubmed/22984404
http://dx.doi.org/10.1371/journal.pone.0042492
work_keys_str_mv AT rapoportbenjamini efficientuniversalcomputingarchitecturesfordecodingneuralactivity
AT turicchialorenzo efficientuniversalcomputingarchitecturesfordecodingneuralactivity
AT wattanapanitchworadorn efficientuniversalcomputingarchitecturesfordecodingneuralactivity
AT davidsonthomasj efficientuniversalcomputingarchitecturesfordecodingneuralactivity
AT sarpeshkarrahul efficientuniversalcomputingarchitecturesfordecodingneuralactivity