Cargando…
Pinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
A double-lateral-gate p-type junctionless transistor is fabricated on a low-doped (10(15)) silicon-on-insulator wafer by a lithography technique based on scanning probe microscopy and two steps of wet chemical etching. The experimental transfer characteristics are obtained and compared with the nume...
Autores principales: | Larki, Farhad, Dehzangi, Arash, Abedini, Alam, Abdullah, Ahmad Makarimi, Saion, Elias, Hutagalung, Sabar D, Hamidon, Mohd N, Hassan, Jumiah |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Beilstein-Institut
2012
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3554704/ https://www.ncbi.nlm.nih.gov/pubmed/23365794 http://dx.doi.org/10.3762/bjnano.3.91 |
Ejemplares similares
-
Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography
por: Dehzangi, Arash, et al.
Publicado: (2012) -
Effect of Geometric Parameters on the Performance of P-Type Junctionless Lateral Gate Transistors
por: Larki, Farhad, et al.
Publicado: (2014) -
Modeling nanowire and double-gate junctionless field-effect transistors
por: Jazaeri, Farzan, et al.
Publicado: (2018) -
Junctionless Dual
In-Plane-Gate Thin-Film Transistors
with AND Logic Function on Paper Substrates
por: Dou, Wei, et al.
Publicado: (2019) -
Impact of Parameter Variation in Fabrication of Nanostructure by Atomic Force Microscopy Nanolithography
por: Dehzangi, Arash, et al.
Publicado: (2013)