Cargando…
Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures
Clustering has become a common trend in very long instruction words (VLIW) architecture to solve the problem of area, energy consumption, and design complexity. Register-file-connected clustered (RFCC) VLIW architecture uses the mechanism of global register file to accomplish the inter-cluster data...
Autores principales: | Tang, Haijing, Yang, Xu, Wang, Siye, Zhang, Yanjun |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Hindawi Publishing Corporation
2013
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3732635/ https://www.ncbi.nlm.nih.gov/pubmed/23970841 http://dx.doi.org/10.1155/2013/913038 |
Ejemplares similares
-
High Performance CISC, RISC and VLIW Processors
por: Rao, G S
Publicado: (1992) -
An Advanced Compiler Designed for a VLIW DSP for Sensors-Based Systems
por: Yang, Xu, et al.
Publicado: (2012) -
Improving File Scheduling for EOS
por: Lekshmanan, Abhishek
Publicado: (2023) -
Resource allocation of in vitro fertilization: a nationwide register-based cohort study
por: Klemetti, Reija, et al.
Publicado: (2007) -
The Register
Publicado: (1849)