Cargando…

Efficient Architecture for Spike Sorting in Reconfigurable Hardware

This paper presents a novel hardware architecture for fast spike sorting. The architecture is able to perform both the feature extraction and clustering in hardware. The generalized Hebbian algorithm (GHA) and fuzzy C-means (FCM) algorithm are used for feature extraction and clustering, respectively...

Descripción completa

Detalles Bibliográficos
Autores principales:	Hwang, Wen-Jyi, Lee, Wei-Hao, Lin, Shiow-Jyu, Lai, Sheng-Ying
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	Molecular Diversity Preservation International (MDPI) 2013
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC3869989/ https://www.ncbi.nlm.nih.gov/pubmed/24189331 http://dx.doi.org/10.3390/s131114860

Ejemplares similares

An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks
por: Chen, Huan-Yuan, et al.
Publicado: (2017)

An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm
por: Chen, Ying-Lun, et al.
Publicado: (2015)

FPGA Implementation of Generalized Hebbian Algorithm for Texture Classification
por: Lin, Shiow-Jyu, et al.
Publicado: (2012)

A Low Cost VLSI Architecture for Spike Sorting Based on Feature Extraction with Peak Search
por: Chang, Yuan-Jyun, et al.
Publicado: (2016)

Efficient k-Winner-Take-All Competitive Learning Hardware Architecture for On-Chip Learning
por: Ou, Chien-Min, et al.
Publicado: (2012)

Efficient Synapse Memory Structure for Reconfigurable Digital Neuromorphic Hardware
por: Kim, Jinseok, et al.
Publicado: (2018)

A Scatter-and-Gather Spiking Convolutional Neural Network on a Reconfigurable Neuromorphic Hardware
por: Zou, Chenglong, et al.
Publicado: (2021)

SCA: Search-Based Computing Hardware Architecture with Precision Scalable and Computation Reconfigurable Scheme
por: Chang, Liang, et al.
Publicado: (2022)

Low Cost Interconnected Architecture for the Hardware Spiking Neural Networks
por: Luo, Yuling, et al.
Publicado: (2018)

Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks
por: Nallathambi, Abinand, et al.
Publicado: (2021)

Reconfigurable hardware approach to build the central trigger processor
por: Buyanov, O
Publicado: (1995)

Freely scalable and reconfigurable optical hardware for deep learning
por: Bernstein, Liane, et al.
Publicado: (2021)

Integrating Reconfigurable Hardware-Based Grid for High Performance Computing
por: Dondo Gazzano, Julio, et al.
Publicado: (2015)

Efficient VLSI Architecture for Training Radial Basis Function Networks
por: Fan, Zhe-Cheng, et al.
Publicado: (2013)

Efficient Fuzzy C-Means Architecture for Image Segmentation
por: Li, Hui-Ya, et al.
Publicado: (2011)

Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy
por: Hwang, Wen-Jyi, et al.
Publicado: (2011)

Resource efficient LDPC decoders: from algorithms to hardware architectures
por: Chandrasetty, Vikram Arkalgud, et al.
Publicado: (2017)

Efficient BinDCT hardware architecture exploration and implementation on FPGA
por: Ben Abdelali, Abdessalem, et al.
Publicado: (2016)

Facilitating Preemptive Hardware System Design Using Partial Reconfiguration Techniques
por: Dondo Gazzano, Julio, et al.
Publicado: (2014)

Efficient neural spike sorting using data subdivision and unification
por: Ul Hassan, Masood, et al.
Publicado: (2021)

Multicore technology: architecture, reconfiguration, and modeling
por: Qadri, Muhammad Yasir
Publicado: (2013)

Hardware-efficient auto-reconfigurable hearing aids using 3-level octave interpolated filters for auditory compensation applications
por: Devis, Tomson, et al.
Publicado: (2021)

Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing
por: Parmar, Vivek, et al.
Publicado: (2022)

Providing Self-Healing Ability for Wireless Sensor Node by Using Reconfigurable Hardware
por: Yuan, Shenfang, et al.
Publicado: (2012)

Fuzzy hardware: architectures and applications
por: Langholz, Gideon, et al.
Publicado: (1998)

Hardware architectures for deep learning
por: Daneshtalab, Masoud, et al.
Publicado: (2020)

Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators Using Time Compression Supporting Multiple Spike Codes
por: Xu, Changqing, et al.
Publicado: (2020)

Resource Efficient Hardware Architecture for Fast Computation of Running Max/Min Filters
por: Torres-Huitzil, Cesar
Publicado: (2013)

SpikeInterface, a unified framework for spike sorting
por: Buccino, Alessio P, et al.
Publicado: (2020)

Partial Reconfiguration on FPGAs: Architectures, Tools and Applications
por: Koch, Dirk
Publicado: (2013)

Reconfigurable transceiver architecture for multiband RF-frontends
por: Gonzalez Rodriguez, Erick
Publicado: (2016)

Dynamic Reconfiguration of Subcompartment Architectures in Artificial Cells
por: Zubaite, Greta, et al.
Publicado: (2022)

Introduction to computer systems architecture-hardware
por: Sumner, F H
Publicado: (1974)

Cryptography arithmetic: algorithms and hardware architectures
por: Omondi, Amos R
Publicado: (2020)

Nanorobot Hardware Architecture for Medical Defense
por: Cavalcanti, Adriano, et al.
Publicado: (2008)

Spike sorting with Gaussian mixture models
por: Souza, Bryan C., et al.
Publicado: (2019)

How Do Spike Collisions Affect Spike Sorting Performance?
por: Garcia, Samuel, et al.
Publicado: (2022)

An efficient hardware architecture based on an ensemble of deep learning models for COVID -19 prediction
por: R, Sakthivel, et al.
Publicado: (2022)

Reconfigurable Architecture and Dataflow for Memory Traffic Minimization of CNNs Computation
por: Cheng, Wei-Kai, et al.
Publicado: (2021)

Mechanically reconfigurable architectured graphene for tunable plasmonic resonances
por: Kang, Pilgyu, et al.
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_8rnvqse6plivb9m0h340apkg1m