Cargando…

A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory

This work demonstrates a feasible single poly-Si gate-all-around (GAA) junctionless fin field-effect transistor (JL-FinFET) for use in one-time programming (OTP) nonvolatile memory (NVM) applications. The advantages of this device include the simplicity of its use and the ease with which it can be e...

Descripción completa

Detalles Bibliográficos
Autores principales:	Yeh, Mu-Shih, Wu, Yung-Chun, Liu, Kuan-Cheng, Chung, Ming-Hsien, Jhan, Yi-Ruei, Hung, Min-Feng, Chen, Lun-Chun
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	Springer 2014
Materias:	Nano Express
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4232527/ https://www.ncbi.nlm.nih.gov/pubmed/25404873 http://dx.doi.org/10.1186/1556-276X-9-603

Ejemplares similares

Fabrication, characterization and simulation of Ω-gate twin poly-Si FinFET nonvolatile memory
por: Yeh, Mu-Shih, et al.
Publicado: (2013)

Characterizing the electrical properties of raised S/D junctionless thin-film transistors with a dual-gate structure
por: Cheng, Ya-Chi, et al.
Publicado: (2014)

A junctionless SONOS nonvolatile memory device constructed with in situ-doped polycrystalline silicon nanowires
por: Su, Chun-Jung, et al.
Publicado: (2012)

Temperature dependence of electronic behaviors in quantum dimension junctionless thin-film transistor
por: Cheng, Ya-Chi, et al.
Publicado: (2014)

Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography
por: Dehzangi, Arash, et al.
Publicado: (2012)

Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al(2)O(3) stack structure using an implant-free technique
por: Su, Chun-Jung, et al.
Publicado: (2012)

Junctionless ferroelectric field effect transistors based on ultrathin silicon nanomembranes
por: Cao, Ronggen, et al.
Publicado: (2014)

Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
por: Guerfi, Youssouf, et al.
Publicado: (2016)

Effects of Random Nanosized TiN Grain on Characteristic of Gate-All-Around FinFETs with Ferroelectric HZO Layer
por: Li, Yiming, et al.
Publicado: (2022)

Ultra Thin Poly-Si Nanosheet Junctionless Field-Effect Transistor with Nickel Silicide Contact
por: Lin, Yu-Ru, et al.
Publicado: (2017)

Electronic Structure and Charge-Trapping Characteristics of the Al(2)O(3)-TiAlO-SiO(2) Gate Stack for Nonvolatile Memory Applications
por: Xu, Wenchao, et al.
Publicado: (2017)

3D modeling of dual-gate FinFET
por: Mil’shtein, Samson, et al.
Publicado: (2012)

High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
por: Chen, Szu-Hung, et al.
Publicado: (2012)

Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate
por: Xu, Weijia, et al.
Publicado: (2015)

Modeling nanowire and double-gate junctionless field-effect transistors
por: Jazaeri, Farzan, et al.
Publicado: (2018)

Development of solution-gated graphene transistor model for biosensors
por: Karimi, Hediyeh, et al.
Publicado: (2014)

Gate-Controlled WSe(2) Transistors Using a Buried Triple-Gate Structure
por: Müller, M. R., et al.
Publicado: (2016)

Electrical characteristic fluctuation of 16-nm-gate trapezoidal bulk FinFET devices with fixed top-fin width induced by random discrete dopants
por: Huang, Wen-Tsung, et al.
Publicado: (2015)

Investigation of electronic properties of graphene/Si field-effect transistor
por: Ma, Xiying, et al.
Publicado: (2012)

Electrical characteristic fluctuation of 16-nm-gate high-κ/metal gate bulk FinFET devices in the presence of random interface traps
por: Hsu, Sheng-Chia, et al.
Publicado: (2014)

A Novel Dopingless Fin-Shaped SiGe Channel TFET with Improved Performance
por: Chen, Shupeng, et al.
Publicado: (2020)

The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor
por: Li, Wei, et al.
Publicado: (2018)

Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor
por: Chen, Shupeng, et al.
Publicado: (2018)

Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness
por: Zhang, Maolin, et al.
Publicado: (2020)

Performance enhancement of multiple-gate ZnO metal-oxide-semiconductor field-effect transistors fabricated using self-aligned and laser interference photolithography techniques
por: Lee, Hsin-Ying, et al.
Publicado: (2014)

Effect of Geometric Parameters on the Performance of P-Type Junctionless Lateral Gate Transistors
por: Larki, Farhad, et al.
Publicado: (2014)

AlN Surface Passivation of GaN-Based High Electron Mobility Transistors by Plasma-Enhanced Atomic Layer Deposition
por: Tzou, An-Jye, et al.
Publicado: (2017)

Fabrication and electrical properties of MoS(2) nanodisc-based back-gated field effect transistors
por: Gu, Weixia, et al.
Publicado: (2014)

Nano-Floating Gate Memory Devices Composed of ZnO Thin-Film Transistors on Flexible Plastics
por: Park, Byoungjun, et al.
Publicado: (2010)

Analytical modeling of uniaxial strain effects on the performance of double-gate graphene nanoribbon field-effect transistors
por: Kliros, George S
Publicado: (2014)

Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
por: Li, Wei, et al.
Publicado: (2017)

Simplified ZrTiO( x )-based RRAM cell structure with rectifying characteristics by integrating Ni/n + -Si diode
por: Lin, Chia-Chun, et al.
Publicado: (2014)

Junctionless Dual In-Plane-Gate Thin-Film Transistors with AND Logic Function on Paper Substrates
por: Dou, Wei, et al.
Publicado: (2019)

Synthesis of titanium nitride for self-aligned gate AlGaN/GaN heterostructure field-effect transistors
por: Li, Liuan, et al.
Publicado: (2014)

Gadolinium oxide nanocrystal nonvolatile memory with HfO(2)/Al(2)O(3 )nanostructure tunneling layers
por: Wang, Jer-Chyi, et al.
Publicado: (2012)

Hf-based high-k materials for Si nanocrystal floating gate memories
por: Khomenkova, Larysa, et al.
Publicado: (2011)

Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors
por: Wang, Guilei, et al.
Publicado: (2017)

Single-crystalline δ-Ni(2)Si nanowires with excellent physical properties
por: Chiu, Wen-Li, et al.
Publicado: (2013)

Preparation of α-mannoside hydrogel and electrical detection of saccharide-protein interactions using the smart gel-modified gate field effect transistor
por: Maeda, Yasuhiro, et al.
Publicado: (2012)

A Unique Approach to Generate Self-Aligned SiO(2)/Ge/SiO(2)/SiGe Gate-Stacking Heterostructures in a Single Fabrication Step
por: Lai, Wei-Ting, et al.
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_cjvve8a26v8i3md610mggij639