Cargando…

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

A design of systolic array-based Field Programmable Gate Array (FPGA) parallel architecture for Basic Local Alignment Search Tool (BLAST) Algorithm is proposed. BLAST is a heuristic biological sequence alignment algorithm which has been used by bioinformatics experts. In contrast to other designs th...

Descripción completa

Detalles Bibliográficos
Autores principales:	Guo, Xinyu, Wang, Hong, Devabhaktuni, Vijay
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	International Scholarly Research Network 2012
Materias:	Research Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4417556/ https://www.ncbi.nlm.nih.gov/pubmed/25969747 http://dx.doi.org/10.5402/2012/195658

Ejemplares similares

FPGA-based systolic deconvolution architecture for upsampling
por: Joseph Raj, Alex Noel, et al.
Publicado: (2022)

New Systolic Array Algorithms and VLSI Architectures for 1-D MDST †
por: Chiper, Doru Florin, et al.
Publicado: (2023)

Introduction to parallel algorithms and architectures : arrays, trees, hypercubes /
por: Leighton, Frank Thomson
Publicado: (1992)

Fine-grained parallel RNAalifold algorithm for RNA secondary structure prediction on FPGA
por: Xia, Fei, et al.
Publicado: (2009)

Fully Parallel Implementation of Otsu Automatic Image Thresholding Algorithm on FPGA
por: Barros, Wysterlânya K. P., et al.
Publicado: (2021)

Parallel Optimisation and Implementation of a Real-Time Back Projection (BP) Algorithm for SAR Based on FPGA
por: Cao, Yue, et al.
Publicado: (2022)

An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator
por: Wang, Runchun M., et al.
Publicado: (2018)

Parallel Architectures and Bioinspired Algorithms
por: Vega, Francisco, et al.
Publicado: (2012)

FPGA-based real-time simulation of mismatched photovoltaic arrays()
por: Carabali-Isajar, Alejandro, et al.
Publicado: (2022)

Architecture exploration of FPGA based accelerators for bioinformatics applications
por: Varma, B Sharat Chandra, et al.
Publicado: (2016)

A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching
por: Huang, Jingjin, et al.
Publicado: (2018)

FASTHash: FPGA-Based High Throughput Parallel Hash Table
por: Yang, Yang, et al.
Publicado: (2020)

International Workshop on Parallel Algorithms and Architectures
por: Cosnard, Michel, et al.
Publicado: (1988)

Parallel computing using reversible quantum systolic networks and their super-fast array entanglement
por: Al-Rabadi, Anas N
Publicado: (2011)

Power-Intent Systolic Array Using Modified Parallel Multiplier for Machine Learning Acceleration
por: Inayat, Kashif, et al.
Publicado: (2023)

Parallel-pipelined interpretation of new algorithm of second kind Fredholm's integral equation with Toeplitz type kernel numerical solution on systolic array
por: Mkhitaryan, M A
Publicado: (1993)

Three-dimensional design methodologies for tree-based FPGA architecture
por: Pangracious, Vinod, et al.
Publicado: (2015)

Advanced FPGA design: architecture, implementation, and optimization
por: Kilts, Steve
Publicado: (2007)

BLAST+: architecture and applications
por: Camacho, Christiam, et al.
Publicado: (2009)

160-fold acceleration of the Smith-Waterman algorithm using a field programmable gate array (FPGA)
por: Li, Isaac TS, et al.
Publicado: (2007)

Numerical algorithms for modern parallel computer architectures
por: Schultz, Martin
Publicado: (1988)

FPGA Cluster algorithm within CMSSW
por: Bensink, Max Antonius
Publicado: (2023)

FPGA-Based On-Board Geometric Calibration for Linear CCD Array Sensors
por: Zhou, Guoqing, et al.
Publicado: (2018)

A shared synapse architecture for efficient FPGA implementation of autoencoders
por: Suzuki, Akihiro, et al.
Publicado: (2018)

Tree-based Heterogeneous FPGA Architectures: Application Specific Exploration and Optimization
por: Farooq, Umer, et al.
Publicado: (2012)

Chaos-Based Lightweight Cryptographic Algorithm Design and FPGA Implementation
por: Guang, Yerui, et al.
Publicado: (2022)

Reconfigurable Security Architecture (RESA) Based on PUF for FPGA-Based IoT Devices
por: Babaei, Armin, et al.
Publicado: (2022)

Accelerating Faceting Wide-Field Imaging Algorithm with FPGA for SKA Radio Telescope as a Vast Sensor Array †
por: Song, Yuefeng, et al.
Publicado: (2020)

FPGA accelerator for protein secondary structure prediction based on the GOR algorithm
por: Xia, Fei, et al.
Publicado: (2011)

18th ACM Symposium on Parallelism in Algorithms and Architectures
Publicado: (2006)

Design of Convolutional Neural Network Processor Based on FPGA Resource Multiplexing Architecture
por: Yan, Fei, et al.
Publicado: (2022)

Compact FPGA hardware architecture for public key encryption in embedded devices
por: Rodríguez-Flores, Luis, et al.
Publicado: (2018)

Efficient BinDCT hardware architecture exploration and implementation on FPGA
por: Ben Abdelali, Abdessalem, et al.
Publicado: (2016)

Parallelized Particle Swarm Optimization on FPGA for Realtime Ballistic Target Tracking
por: Park, Juhyeon, et al.
Publicado: (2023)

A Highly Parallel FPGA Implementation of a 2D-Clustering Algorithm for the ATLAS Fast TracKer (FTK) Processor
por: Kimura, N, et al.
Publicado: (2014)

A Highly Parallel FPGA Implementation of a 2D-Clustering Algorithm for the ATLAS Fast TracKer (FTK) Processor
por: Kimura, N, et al.
Publicado: (2014)

A digital SIW-slot antenna array with FPGA implementation of beamforming
por: Li, Haitao, et al.
Publicado: (2022)

LHCb: Unified Model Generation for FPGA-based LHCb Velo Algorithms
por: Muecke, M
Publicado: (2006)

High-Speed Variable Polynomial Toeplitz Hash Algorithm Based on FPGA
por: Huang, Si-Cheng, et al.
Publicado: (2023)

19th International Conference on Algorithms and Architectures for Parallel Processing
por: Wen, Sheng, et al.
Publicado: (2020)

Cannot write session to /tmp/vufind_sessions/sess_8snklu2m1sc6bsjo8rdeeab89d