Cargando…
A High Speed CMOS Image Sensor with a Novel Digital Correlated Double Sampling and a Differential Difference Amplifier
In order to increase the operating speed of a CMOS image sensor (CIS), a new technique of digital correlated double sampling (CDS) is described. In general, the fixed pattern noise (FPN) of a CIS has been reduced with the subtraction algorithm between the reset signal and pixel signal. This is becau...
Autores principales: | Kim, Daehyeok, Bae, Jaeyoung, Song, Minkyu |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2015
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4435106/ https://www.ncbi.nlm.nih.gov/pubmed/25738765 http://dx.doi.org/10.3390/s150305081 |
Ejemplares similares
-
Design of a CMOS Image Sensor with Bi-Directional Gamma-Corrected Digital-Correlated Double Sampling
por: Cho, Jaehee, et al.
Publicado: (2023) -
A Two-Step A/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors
por: Bae, Jaeyoung, et al.
Publicado: (2014) -
Cmos current amplifiers: speed versus nonlinearity
por: Koli, Kimmo, et al.
Publicado: (2002) -
A Multi-Resolution Mode CMOS Image Sensor with a Novel Two-Step Single-Slope ADC for Intelligent Surveillance Systems
por: Kim, Daehyeok, et al.
Publicado: (2017) -
CMOS Image Sensors for High Speed Applications
por: El-Desouki, Munir, et al.
Publicado: (2009)