Cargando…
MicroBlaze implementation of GPS/INS integrated system on Virtex-6 FPGA
The emphasis of this paper is on MicroBlaze implementation of GPS/INS integrated system on Virtex-6 field programmable gate array (FPGA). Issues related to accuracy of position, resource usage of FPGA in terms of slices, DSP48, block random access memory, computation time, latency and power consumpt...
Autores principales: | Bhogadi, Lokeswara Rao, Gottapu, Sasi Bhushana Rao, Konala, VVS Reddy |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer International Publishing
2015
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC4628004/ https://www.ncbi.nlm.nih.gov/pubmed/26543763 http://dx.doi.org/10.1186/s40064-015-1367-y |
Ejemplares similares
-
FPGA prototyping by VHDL examples: Xilinx MicroBlaze MCS SoC
por: Chu, Pong P
Publicado: (2017) -
Microwave and radar engineering
por: Rao, Gottapu Sasi Bhushana
Publicado: (2014) -
Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012) -
Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012) -
An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
por: Oltean Karlsson, Alexandra Dana, et al.
Publicado: (2006)