Cargando…

A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology

As Moore's law reaches its end, traditional computing technology based on the Von Neumann architecture is facing fundamental limits. Among them is poor energy efficiency. This situation motivates the investigation of different processing information paradigms, such as the use of spiking neural...

Descripción completa

Detalles Bibliográficos
Autores principales:	Sourikopoulos, Ilias, Hedayat, Sara, Loyez, Christophe, Danneville, François, Hoel, Virginie, Mercier, Eric, Cappy, Alain
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	Frontiers Media S.A. 2017
Materias:	Neuroscience
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5351272/ https://www.ncbi.nlm.nih.gov/pubmed/28360831 http://dx.doi.org/10.3389/fnins.2017.00123

Ejemplares similares

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

A search for $f_j$(2220) in hadronic $Z^{0}$ decays
por: Boutemeur, M
Publicado: (2000)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

Sub-10 fJ/bit radiation-hard nanoelectromechanical non-volatile memory
por: Lee, Yong-Bok, et al.
Publicado: (2023)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

Low-Cutoff Frequency Reduction in Neural Amplifiers: Analysis and Implementation in CMOS 65 nm
por: Hashemi Noshahr, Fereidoon, et al.
Publicado: (2021)

Suche nach dem Glueball-Kandidaten fJ(2220) in hadronischen $Z^{0}$-Zerfaellen
por: Kress, T
Publicado: (1998)

A search for the tensor glueball candidate f_J(2220) in hadronic Z^0 decays
por: CERN. Geneva
Publicado: (1998)

Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS
por: Chevas, Loukas, et al.
Publicado: (2018)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 nm CMOS
por: Vogt, M., et al.
Publicado: (2017)

Radiation Vulnerability in 65 nm CMOS I/O Transistors after Exposure to Grad Dose
por: Ding, Lili, et al.
Publicado: (2015)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
por: Guo, D, et al.
Publicado: (2017)

Extending a 65nm CMOS process design kit for high total ionizing dose effects
por: Nikolaou, Aristeidis, et al.
Publicado: (2018)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Radiation tolerance study of a commercial 65 nm CMOS technology for high energy physics applications
por: Ding, Lili, et al.
Publicado: (2016)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

First measurements with monolithic active pixel test structures produced in a 65 nm CMOS process
por: Buckland, M.
Publicado: (2023)

Study of the glueball candidates $f_0(1500)$ and $f_J(1710)$ in $\gamma\gamma$ collisions with the ALEPH detector
por: Wright, A
Publicado: (1999)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
por: Piro, F, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_quu4g4hfqfb054769ibpsiolrt