Cargando…
Material-Device-Circuit Co-optimization of 2D Material based FETs for Ultra-Scaled Technology Nodes
Two-dimensional (2D) material based FETs are being considered for future technology nodes and high performance logic applications. However, a comprehensive assessment of 2D material based FETs has been lacking for high performance logic applications considering appropriate system level figure-of-mer...
Autores principales: | Agarwal, Tarun kumar, Soree, Bart, Radu, Iuliana, Raghavan, Praveen, Iannaccone, Giuseppe, Fiori, Gianluca, Dehaene, Wim, Heyns, Marc |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Nature Publishing Group UK
2017
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5504057/ https://www.ncbi.nlm.nih.gov/pubmed/28694459 http://dx.doi.org/10.1038/s41598-017-04055-3 |
Ejemplares similares
-
Hyper-FET’s Phase-Transition-Materials Design Guidelines for Ultra-Low Power Applications at 3 nm Technology Node
por: Jung, Hanggyo, et al.
Publicado: (2022) -
Ultra-low-voltage design of energy-efficient digital circuits
por: Reynders, Nele, et al.
Publicado: (2015) -
Scaling trends and performance evaluation of 2-dimensional polarity-controllable FETs
por: Resta, Giovanni V., et al.
Publicado: (2017) -
Ultra-low input power conversion circuits based on tunnel-FETs
por: Cavalheiro, David, et al.
Publicado: (2018) -
Ultra-Low-Power FinFETs-Based TPCA-PUF Circuit for Secure IoT Devices
por: Monteiro, Cancio, et al.
Publicado: (2021)