Cargando…
Hardware emulation of stochastic p-bits for invertible logic
The common feature of nearly all logic and memory devices is that they make use of stable units to represent 0’s and 1’s. A completely different paradigm is based on three-terminal stochastic units which could be called “p-bits”, where the output is a random telegraphic signal continuously fluctuati...
Autores principales: | Pervaiz, Ahmed Zeeshan, Ghantasala, Lakshmi Anirudh, Camsari, Kerem Yunus, Datta, Supriyo |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Nature Publishing Group UK
2017
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5591208/ https://www.ncbi.nlm.nih.gov/pubmed/28887489 http://dx.doi.org/10.1038/s41598-017-11011-8 |
Ejemplares similares
-
Intrinsic optimization using stochastic nanomagnets
por: Sutton, Brian, et al.
Publicado: (2017) -
Hardware Design for Autonomous Bayesian Networks
por: Faria, Rafatul, et al.
Publicado: (2021) -
Modular Approach to Spintronics
por: Camsari, Kerem Yunus, et al.
Publicado: (2015) -
Spin Funneling for Enhanced Spin Injection into Ferromagnets
por: Sayed, Shehrin, et al.
Publicado: (2016) -
On Practical Issues for Stochastic STDP Hardware With 1-bit Synaptic Weights
por: Yousefzadeh, Amirreza, et al.
Publicado: (2018)