Cargando…
An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks
This study aims to present an effective VLSI circuit for multi-channel spike sorting. The circuit supports the spike detection, feature extraction and classification operations. The detection circuit is implemented in accordance with the nonlinear energy operator algorithm. Both the peak detection a...
Autores principales: | Chen, Huan-Yuan, Chen, Chih-Chang, Hwang, Wen-Jyi |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2017
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5677424/ https://www.ncbi.nlm.nih.gov/pubmed/28956859 http://dx.doi.org/10.3390/s17102232 |
Ejemplares similares
-
Efficient Architecture for Spike Sorting in Reconfigurable Hardware
por: Hwang, Wen-Jyi, et al.
Publicado: (2013) -
Efficient k-Winner-Take-All Competitive Learning Hardware Architecture for On-Chip Learning
por: Ou, Chien-Min, et al.
Publicado: (2012) -
A Low Cost VLSI Architecture for Spike Sorting Based on Feature Extraction with Peak Search
por: Chang, Yuan-Jyun, et al.
Publicado: (2016) -
An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm
por: Chen, Ying-Lun, et al.
Publicado: (2015) -
Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks
por: Nallathambi, Abinand, et al.
Publicado: (2021)