Cargando…

Evaluating architecture impact on system energy efficiency

As the energy consumption has been surging in an unsustainable way, it is important to understand the impact of existing architecture designs from energy efficiency perspective, which is especially valuable for High Performance Computing (HPC) and datacenter environment hosting tens of thousands of...

Descripción completa

Detalles Bibliográficos
Autores principales: Yu, Shijie, Yang, Hailong, Wang, Rui, Luan, Zhongzhi, Qian, Depei
Formato: Online Artículo Texto
Lenguaje:English
Publicado: Public Library of Science 2017
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5697812/
https://www.ncbi.nlm.nih.gov/pubmed/29161317
http://dx.doi.org/10.1371/journal.pone.0188428
_version_ 1783280674578366464
author Yu, Shijie
Yang, Hailong
Wang, Rui
Luan, Zhongzhi
Qian, Depei
author_facet Yu, Shijie
Yang, Hailong
Wang, Rui
Luan, Zhongzhi
Qian, Depei
author_sort Yu, Shijie
collection PubMed
description As the energy consumption has been surging in an unsustainable way, it is important to understand the impact of existing architecture designs from energy efficiency perspective, which is especially valuable for High Performance Computing (HPC) and datacenter environment hosting tens of thousands of servers. One obstacle hindering the advance of comprehensive evaluation on energy efficiency is the deficient power measuring approach. Most of the energy study relies on either external power meters or power models, both of these two methods contain intrinsic drawbacks in their practical adoption and measuring accuracy. Fortunately, the advent of Intel Running Average Power Limit (RAPL) interfaces has promoted the power measurement ability into next level, with higher accuracy and finer time resolution. Therefore, we argue it is the exact time to conduct an in-depth evaluation of the existing architecture designs to understand their impact on system energy efficiency. In this paper, we leverage representative benchmark suites including serial and parallel workloads from diverse domains to evaluate the architecture features such as Non Uniform Memory Access (NUMA), Simultaneous Multithreading (SMT) and Turbo Boost. The energy is tracked at subcomponent level such as Central Processing Unit (CPU) cores, uncore components and Dynamic Random-Access Memory (DRAM) through exploiting the power measurement ability exposed by RAPL. The experiments reveal non-intuitive results: 1) the mismatch between local compute and remote memory node caused by NUMA effect not only generates dramatic power and energy surge but also deteriorates the energy efficiency significantly; 2) for multithreaded application such as the Princeton Application Repository for Shared-Memory Computers (PARSEC), most of the workloads benefit a notable increase of energy efficiency using SMT, with more than 40% decline in average power consumption; 3) Turbo Boost is effective to accelerate the workload execution and further preserve the energy, however it may not be applicable on system with tight power budget.
format Online
Article
Text
id pubmed-5697812
institution National Center for Biotechnology Information
language English
publishDate 2017
publisher Public Library of Science
record_format MEDLINE/PubMed
spelling pubmed-56978122017-11-30 Evaluating architecture impact on system energy efficiency Yu, Shijie Yang, Hailong Wang, Rui Luan, Zhongzhi Qian, Depei PLoS One Research Article As the energy consumption has been surging in an unsustainable way, it is important to understand the impact of existing architecture designs from energy efficiency perspective, which is especially valuable for High Performance Computing (HPC) and datacenter environment hosting tens of thousands of servers. One obstacle hindering the advance of comprehensive evaluation on energy efficiency is the deficient power measuring approach. Most of the energy study relies on either external power meters or power models, both of these two methods contain intrinsic drawbacks in their practical adoption and measuring accuracy. Fortunately, the advent of Intel Running Average Power Limit (RAPL) interfaces has promoted the power measurement ability into next level, with higher accuracy and finer time resolution. Therefore, we argue it is the exact time to conduct an in-depth evaluation of the existing architecture designs to understand their impact on system energy efficiency. In this paper, we leverage representative benchmark suites including serial and parallel workloads from diverse domains to evaluate the architecture features such as Non Uniform Memory Access (NUMA), Simultaneous Multithreading (SMT) and Turbo Boost. The energy is tracked at subcomponent level such as Central Processing Unit (CPU) cores, uncore components and Dynamic Random-Access Memory (DRAM) through exploiting the power measurement ability exposed by RAPL. The experiments reveal non-intuitive results: 1) the mismatch between local compute and remote memory node caused by NUMA effect not only generates dramatic power and energy surge but also deteriorates the energy efficiency significantly; 2) for multithreaded application such as the Princeton Application Repository for Shared-Memory Computers (PARSEC), most of the workloads benefit a notable increase of energy efficiency using SMT, with more than 40% decline in average power consumption; 3) Turbo Boost is effective to accelerate the workload execution and further preserve the energy, however it may not be applicable on system with tight power budget. Public Library of Science 2017-11-21 /pmc/articles/PMC5697812/ /pubmed/29161317 http://dx.doi.org/10.1371/journal.pone.0188428 Text en © 2017 Yu et al http://creativecommons.org/licenses/by/4.0/ This is an open access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) , which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.
spellingShingle Research Article
Yu, Shijie
Yang, Hailong
Wang, Rui
Luan, Zhongzhi
Qian, Depei
Evaluating architecture impact on system energy efficiency
title Evaluating architecture impact on system energy efficiency
title_full Evaluating architecture impact on system energy efficiency
title_fullStr Evaluating architecture impact on system energy efficiency
title_full_unstemmed Evaluating architecture impact on system energy efficiency
title_short Evaluating architecture impact on system energy efficiency
title_sort evaluating architecture impact on system energy efficiency
topic Research Article
url https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5697812/
https://www.ncbi.nlm.nih.gov/pubmed/29161317
http://dx.doi.org/10.1371/journal.pone.0188428
work_keys_str_mv AT yushijie evaluatingarchitectureimpactonsystemenergyefficiency
AT yanghailong evaluatingarchitectureimpactonsystemenergyefficiency
AT wangrui evaluatingarchitectureimpactonsystemenergyefficiency
AT luanzhongzhi evaluatingarchitectureimpactonsystemenergyefficiency
AT qiandepei evaluatingarchitectureimpactonsystemenergyefficiency