Cargando…
Power analysis data set for 4-Bit MOCLA adder
In order to reduce the silicon area of the chip and optimize the power of arithmetic circuits, this paper proposes a low power carry look-ahead BCD (Binary Coded Decimal) adder which uses a four bit MOCLA (Multiplexer and Or gate based Carry Look Ahead Adder) that forms the basic building block. Thi...
Autor principal: | |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Elsevier
2017
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5699873/ https://www.ncbi.nlm.nih.gov/pubmed/29201978 http://dx.doi.org/10.1016/j.dib.2017.11.017 |
_version_ | 1783281034750590976 |
---|---|
author | Nehru, K. |
author_facet | Nehru, K. |
author_sort | Nehru, K. |
collection | PubMed |
description | In order to reduce the silicon area of the chip and optimize the power of arithmetic circuits, this paper proposes a low power carry look-ahead BCD (Binary Coded Decimal) adder which uses a four bit MOCLA (Multiplexer and Or gate based Carry Look Ahead Adder) that forms the basic building block. This proposed MOCLA style uses a 2 input MUX, OR gate and GDI (Gate Diffusion Input) based full adder and PG units and it is used for achieving low power in BCD adder circuits. |
format | Online Article Text |
id | pubmed-5699873 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2017 |
publisher | Elsevier |
record_format | MEDLINE/PubMed |
spelling | pubmed-56998732017-12-01 Power analysis data set for 4-Bit MOCLA adder Nehru, K. Data Brief Engineering In order to reduce the silicon area of the chip and optimize the power of arithmetic circuits, this paper proposes a low power carry look-ahead BCD (Binary Coded Decimal) adder which uses a four bit MOCLA (Multiplexer and Or gate based Carry Look Ahead Adder) that forms the basic building block. This proposed MOCLA style uses a 2 input MUX, OR gate and GDI (Gate Diffusion Input) based full adder and PG units and it is used for achieving low power in BCD adder circuits. Elsevier 2017-11-11 /pmc/articles/PMC5699873/ /pubmed/29201978 http://dx.doi.org/10.1016/j.dib.2017.11.017 Text en © 2017 The Authors http://creativecommons.org/licenses/by/4.0/ This is an open access article under the CC BY license (http://creativecommons.org/licenses/by/4.0/). |
spellingShingle | Engineering Nehru, K. Power analysis data set for 4-Bit MOCLA adder |
title | Power analysis data set for 4-Bit MOCLA adder |
title_full | Power analysis data set for 4-Bit MOCLA adder |
title_fullStr | Power analysis data set for 4-Bit MOCLA adder |
title_full_unstemmed | Power analysis data set for 4-Bit MOCLA adder |
title_short | Power analysis data set for 4-Bit MOCLA adder |
title_sort | power analysis data set for 4-bit mocla adder |
topic | Engineering |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5699873/ https://www.ncbi.nlm.nih.gov/pubmed/29201978 http://dx.doi.org/10.1016/j.dib.2017.11.017 |
work_keys_str_mv | AT nehruk poweranalysisdatasetfor4bitmoclaadder |