Cargando…
Compact FPGA hardware architecture for public key encryption in embedded devices
Security is a crucial requirement in the envisioned applications of the Internet of Things (IoT), where most of the underlying computing platforms are embedded systems with reduced computing capabilities and energy constraints. In this paper we present the design and evaluation of a scalable low-are...
Autores principales: | Rodríguez-Flores, Luis, Morales-Sandoval, Miguel, Cumplido, René, Feregrino-Uribe, Claudia, Algredo-Badillo, Ignacio |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Public Library of Science
2018
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5779673/ https://www.ncbi.nlm.nih.gov/pubmed/29360824 http://dx.doi.org/10.1371/journal.pone.0190939 |
Ejemplares similares
-
Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2021) -
A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2022) -
An FPGA-based analysis of trade-offs in the presence of ill-conditioning and different precision levels in computations
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2020) -
Trade-Off Analysis of Hardware Architectures for Channel-Quality Classification Models
por: Torres-Alvarado, Alan, et al.
Publicado: (2022) -
An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy
por: Torres-Alvarado, Alan, et al.
Publicado: (2022)