Cargando…
An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator
This paper presents a massively parallel and scalable neuromorphic cortex simulator designed for simulating large and structurally connected spiking neural networks, such as complex models of various areas of the cortex. The main novelty of this work is the abstraction of a neuromorphic architecture...
Autores principales: | , , |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Frontiers Media S.A.
2018
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5902707/ https://www.ncbi.nlm.nih.gov/pubmed/29692702 http://dx.doi.org/10.3389/fnins.2018.00213 |
_version_ | 1783314803224215552 |
---|---|
author | Wang, Runchun M. Thakur, Chetan S. van Schaik, André |
author_facet | Wang, Runchun M. Thakur, Chetan S. van Schaik, André |
author_sort | Wang, Runchun M. |
collection | PubMed |
description | This paper presents a massively parallel and scalable neuromorphic cortex simulator designed for simulating large and structurally connected spiking neural networks, such as complex models of various areas of the cortex. The main novelty of this work is the abstraction of a neuromorphic architecture into clusters represented by minicolumns and hypercolumns, analogously to the fundamental structural units observed in neurobiology. Without this approach, simulating large-scale fully connected networks needs prohibitively large memory to store look-up tables for point-to-point connections. Instead, we use a novel architecture, based on the structural connectivity in the neocortex, such that all the required parameters and connections can be stored in on-chip memory. The cortex simulator can be easily reconfigured for simulating different neural networks without any change in hardware structure by programming the memory. A hierarchical communication scheme allows one neuron to have a fan-out of up to 200 k neurons. As a proof-of-concept, an implementation on one Altera Stratix V FPGA was able to simulate 20 million to 2.6 billion leaky-integrate-and-fire (LIF) neurons in real time. We verified the system by emulating a simplified auditory cortex (with 100 million neurons). This cortex simulator achieved a low power dissipation of 1.62 μW per neuron. With the advent of commercially available FPGA boards, our system offers an accessible and scalable tool for the design, real-time simulation, and analysis of large-scale spiking neural networks. |
format | Online Article Text |
id | pubmed-5902707 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2018 |
publisher | Frontiers Media S.A. |
record_format | MEDLINE/PubMed |
spelling | pubmed-59027072018-04-24 An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator Wang, Runchun M. Thakur, Chetan S. van Schaik, André Front Neurosci Neuroscience This paper presents a massively parallel and scalable neuromorphic cortex simulator designed for simulating large and structurally connected spiking neural networks, such as complex models of various areas of the cortex. The main novelty of this work is the abstraction of a neuromorphic architecture into clusters represented by minicolumns and hypercolumns, analogously to the fundamental structural units observed in neurobiology. Without this approach, simulating large-scale fully connected networks needs prohibitively large memory to store look-up tables for point-to-point connections. Instead, we use a novel architecture, based on the structural connectivity in the neocortex, such that all the required parameters and connections can be stored in on-chip memory. The cortex simulator can be easily reconfigured for simulating different neural networks without any change in hardware structure by programming the memory. A hierarchical communication scheme allows one neuron to have a fan-out of up to 200 k neurons. As a proof-of-concept, an implementation on one Altera Stratix V FPGA was able to simulate 20 million to 2.6 billion leaky-integrate-and-fire (LIF) neurons in real time. We verified the system by emulating a simplified auditory cortex (with 100 million neurons). This cortex simulator achieved a low power dissipation of 1.62 μW per neuron. With the advent of commercially available FPGA boards, our system offers an accessible and scalable tool for the design, real-time simulation, and analysis of large-scale spiking neural networks. Frontiers Media S.A. 2018-04-10 /pmc/articles/PMC5902707/ /pubmed/29692702 http://dx.doi.org/10.3389/fnins.2018.00213 Text en Copyright © 2018 Wang, Thakur and van Schaik. http://creativecommons.org/licenses/by/4.0/ This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms. |
spellingShingle | Neuroscience Wang, Runchun M. Thakur, Chetan S. van Schaik, André An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title | An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title_full | An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title_fullStr | An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title_full_unstemmed | An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title_short | An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator |
title_sort | fpga-based massively parallel neuromorphic cortex simulator |
topic | Neuroscience |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5902707/ https://www.ncbi.nlm.nih.gov/pubmed/29692702 http://dx.doi.org/10.3389/fnins.2018.00213 |
work_keys_str_mv | AT wangrunchunm anfpgabasedmassivelyparallelneuromorphiccortexsimulator AT thakurchetans anfpgabasedmassivelyparallelneuromorphiccortexsimulator AT vanschaikandre anfpgabasedmassivelyparallelneuromorphiccortexsimulator AT wangrunchunm fpgabasedmassivelyparallelneuromorphiccortexsimulator AT thakurchetans fpgabasedmassivelyparallelneuromorphiccortexsimulator AT vanschaikandre fpgabasedmassivelyparallelneuromorphiccortexsimulator |