Cargando…

Phase Modulators Based on High Mobility Ambipolar ReSe(2) Field-Effect Transistors

We fabricated ambipolar field-effect transistors (FETs) from multi-layered triclinic ReSe(2), mechanically exfoliated onto a SiO(2) layer grown on p-doped Si. In contrast to previous reports on thin layers (~2 to 3 layers), we extract field-effect carrier mobilities in excess of 10(2) cm(2)/Vs at ro...

Descripción completa

Detalles Bibliográficos
Autores principales: Pradhan, Nihar R., Garcia, Carlos, Isenberg, Bridget, Rhodes, Daniel, Feng, Simin, Memaran, Shahriar, Xin, Yan, McCreary, Amber, Walker, Angela R. Hight, Raeliarijaona, Aldo, Terrones, Humberto, Terrones, Mauricio, McGill, Stephen, Balicas, Luis
Formato: Online Artículo Texto
Lenguaje:English
Publicado: Nature Publishing Group UK 2018
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6109127/
https://www.ncbi.nlm.nih.gov/pubmed/30143693
http://dx.doi.org/10.1038/s41598-018-30969-7
Descripción
Sumario:We fabricated ambipolar field-effect transistors (FETs) from multi-layered triclinic ReSe(2), mechanically exfoliated onto a SiO(2) layer grown on p-doped Si. In contrast to previous reports on thin layers (~2 to 3 layers), we extract field-effect carrier mobilities in excess of 10(2) cm(2)/Vs at room temperature in crystals with nearly ~10 atomic layers. These thicker FETs also show nearly zero threshold gate voltage for conduction and high ON to OFF current ratios when compared to the FETs built from thinner layers. We also demonstrate that it is possible to utilize this ambipolarity to fabricate logical elements or digital synthesizers. For instance, we demonstrate that one can produce simple, gate-voltage tunable phase modulators with the ability to shift the phase of the input signal by either 90° or nearly 180°. Given that it is possible to engineer these same elements with improved architectures, for example on h-BN in order to decrease the threshold gate voltage and increase the carrier mobilities, it is possible to improve their characteristics in order to engineer ultra-thin layered logic elements based on ReSe(2).