Cargando…
Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification
This paper presents an in-situ storage topology for ultra-high-speed burst mode imagers, enabling low noise operation while keeping a high frame depth. The proposed pixel architecture contains a 4T pinned photodiode, a correlated double sampling (CDS) amplification stage, and an in-situ memory bank....
Autores principales: | Wu, Linkun, San Segundo Bello, David, Coppejans, Philippe, Craninckx, Jan, Süss, Andreas, Rosmeulen, Maarten, Wambacq, Piet, Borremans, Jonathan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2018
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6263390/ https://www.ncbi.nlm.nih.gov/pubmed/30380709 http://dx.doi.org/10.3390/s18113683 |
Ejemplares similares
-
Charge-based CMOS digital RF transmitters
por: Paro Filho, Pedro Emiliano, et al.
Publicado: (2016) -
Development of Gated Pinned Avalanche Photodiode Pixels for High-Speed Low-Light Imaging
por: Resetar, Tomislav, et al.
Publicado: (2016) -
Digital subsampling phase lock techniques for frequency synthesis and polar transmission
por: Markulic, Nereo, et al.
Publicado: (2019) -
Pixel readout chips in deep submicron CMOS for ALICE and LHCb tolerant to 10 mrad and beyond
por: Snoeys, W, et al.
Publicado: (2001) -
An analog front-end in standard $0.25\mu m$ CMOS for silicon pixel detectors in ALICE and LHCb
por: Dinapoli, R, et al.
Publicado: (2000)