Cargando…
Process Variability—Technological Challenge and Design Issue for Nanoscale Devices
Current advanced transistor architectures, such as FinFETs and (stacked) nanowires and nanosheets, employ truly three-dimensional architectures. Already for aggressively scaled bulk transistors, both statistical and systematic process variations have critically influenced device and circuit performa...
Autores principales: | Lorenz, Jürgen, Bär, Eberhard, Barraud, Sylvain, Brown, Andrew R., Evanschitzky, Peter, Klüpfel, Fabian, Wang, Liping |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2018
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6356361/ https://www.ncbi.nlm.nih.gov/pubmed/30583573 http://dx.doi.org/10.3390/mi10010006 |
Ejemplares similares
-
Spintronics in Nanoscale Devices
por: Hedin, Eric, et al.
Publicado: (2013) -
Special Issue on Nanoscale Thermodynamics
por: Kjelstrup, Signe
Publicado: (2021) -
Nanoscale ferroelectrics and multiferroics: key processes and characterization issues, and nanoscale effects
por: Alguero, Miguel
Publicado: (2016) -
Temperature mapping of operating nanoscale devices by scanning probe thermometry
por: Menges, Fabian, et al.
Publicado: (2016) -
Nanoscale technology in biological systems /
Publicado: (2005)