Cargando…
A Novel Defect Tolerance Scheme for Nanocrossbar Architectures with Enhanced Efficiency
The semiconductor industry is now facing challenges to keep pace with Moore’s law and this leads to the requirement of new materials and newer technological devices. Molecular switch-based nanodevices are one of the promising areas because of their ultimate size and miniaturisation potential. These...
Autores principales: | Sasikumar, Devisree, Kumar, Anand |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2018
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6357020/ https://www.ncbi.nlm.nih.gov/pubmed/30591637 http://dx.doi.org/10.3390/mi10010014 |
Ejemplares similares
-
Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars
por: An, Jiyong, et al.
Publicado: (2022) -
An Efficient End-to-End Multitask Network Architecture for Defect Inspection
por: Zhang, Chunguang, et al.
Publicado: (2022) -
Exploiting defective RRAM array as synapses of HTM spatial pooler with boost-factor adjustment scheme for defect-tolerant neuromorphic systems
por: Woo, Jiyong, et al.
Publicado: (2020) -
A Lightweight Three-Factor Authentication Scheme for WHSN Architecture
por: Almuhaideb, Abdullah M., et al.
Publicado: (2020) -
Advances in delay-tolerant networks (DTNS): architecture and enhanced performance
por: Rodrigues, Joel J P C
Publicado: (2020)