Cargando…
A Successive Approximation Time-to-Digital Converter with Single Set of Delay Lines for Time Interval Measurements
The paper is focused on design of time-to-digital converters based on successive approximation (SA-TDCs—Successive Approximation TDCs) using binary-scaled delay lines in the feedforward architecture. The aim of the paper is to provide a tutorial on successive approximation TDCs (SA-TDCs) on the one...
Autores principales: | Szyduczyński, Jakub, Kościelnik, Dariusz, Miśkowicz, Marek |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2019
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6427283/ https://www.ncbi.nlm.nih.gov/pubmed/30841543 http://dx.doi.org/10.3390/s19051109 |
Ejemplares similares
-
Systematization and Comparison of the Binary Successive Approximation Variants
por: Jurasz, Konrad, et al.
Publicado: (2021) -
Time-to-digital converters
por: Henzler, Stephan
Publicado: (2010) -
Approximation Set of the Interval Set in Pawlak's Space
por: Zhang, Qinghua, et al.
Publicado: (2014) -
Analysis of Mean Access Delay in Variable-Window CSMA
por: Miśkowicz, Marek
Publicado: (2007) -
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
por: Santos, D M, et al.
Publicado: (1995)