Cargando…
Memristor-CMOS Hybrid Circuit for Temporal-Pooling of Sensory and Hippocampal Responses of Cortical Neurons
As a software framework, Hierarchical Temporal Memory (HTM) has been developed to perform the brain’s neocortical functions, such as spatial and temporal pooling. However, it should be realized with hardware not software not only to mimic the neocortical function but also to exploit its architectura...
Autores principales: | Nguyen, Tien Van, Pham, Khoa Van, Min, Kyeong-Sik |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2019
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6470471/ https://www.ncbi.nlm.nih.gov/pubmed/30875957 http://dx.doi.org/10.3390/ma12060875 |
Ejemplares similares
-
Hybrid Circuit of Memristor and Complementary Metal-Oxide-Semiconductor for Defect-Tolerant Spatial Pooling with Boost-Factor Adjustment
por: Nguyen, Tien Van, et al.
Publicado: (2019) -
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks
por: Nguyen, Tien Van, et al.
Publicado: (2021) -
Small-area and compact CMOS emulator circuit for CMOS/nanoscale memristor co-design
por: Shin, SangHak, et al.
Publicado: (2013) -
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training
por: Pham, Khoa Van, et al.
Publicado: (2019) -
Asymmetrical Training Scheme of Binary-Memristor-Crossbar-Based Neural Networks for Energy-Efficient Edge-Computing Nanoscale Systems
por: Pham, Khoa Van, et al.
Publicado: (2019)