Cargando…
Fine-Grained Power Gating Using an MRAM-CMOS Non-Volatile Flip-Flop
An area-efficient non-volatile flip flop (NVFF) is proposed. Two minimum-sized Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and two magnetic tunnel junction (MTJ) devices are added on top of a conventional D flip-flop for temporary storage during the power-down. An area overhead of the...
Autores principales: | Park, Jaeyoung, Yim, Young Uk |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2019
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6630612/ https://www.ncbi.nlm.nih.gov/pubmed/31226793 http://dx.doi.org/10.3390/mi10060411 |
Ejemplares similares
-
Correction: Park, J.; et al. Fine-Grained Power Gating Using an MRAM-CMOS Non-Volatile Flip-Flop. Micromachines 2019, 10, 411
por: Park, Jaeyoung, et al.
Publicado: (2019) -
Flip-flop design in nanometer CMOS: from high speed to low energy
por: Alioto, Massimo, et al.
Publicado: (2015) -
CERN: Discovery of 'flip-flop' nuclei
Publicado: (1977) -
Flip-Flopping Retinal in Microbial Rhodopsins as a Template for a Farnesyl/Prenyl Flip-Flop Model in Eukaryote GPCRs
por: De Loof, Arnold, et al.
Publicado: (2019) -
Flip-flop and deconfinement in a string gas
por: Goloviznin, V V, et al.
Publicado: (1997)