Cargando…
A low latency and low power indirect topology for on-chip communication
This paper presents the Hybrid Scalable-Minimized-Butterfly-Fat-Tree (H-SMBFT) topology for on-chip communication. Main aspects of this work are the description of the architectural design and the characteristics as well as a comparative analysis against two established indirect topologies namely Bu...
Autores principales: | Gulzari, Usman Ali, Khan, Sarzamin, Sajid, Muhammad, Anjum, Sheraz, Torres, Frank Sill, Sarjoughian, Hessam, Gani, Abdullah |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Public Library of Science
2019
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6774574/ https://www.ncbi.nlm.nih.gov/pubmed/31577809 http://dx.doi.org/10.1371/journal.pone.0222759 |
Ejemplares similares
-
A New Cross-By-Pass-Torus Architecture Based on CBP-Mesh and Torus Interconnection for On-Chip Communication
por: Gulzari, Usman Ali, et al.
Publicado: (2016) -
On-chip current sensors for reliable, secure, and low-power integrated circuits
por: Bastos, Rodrigo Possamai, et al.
Publicado: (2019) -
E-link: A Radiation-Hard Low-Power Electrical Link for Chip-to-Chip Communication
por: Bonacini, S, et al.
Publicado: (2009) -
High-throughput and low-latency network communication with NetIO
por: Schumacher, Jorn, et al.
Publicado: (2017) -
Challenges in Implementing Low-Latency Holographic-Type Communication Systems
por: Petkova, Radostina, et al.
Publicado: (2022)