Cargando…
Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
Multiplication is a widely used arithmetic operation that is frequently encountered in micro-processing and digital signal processing. Multiplication is implemented using a multiplier, and recently, QDI asynchronous array multipliers were presented in the literature utilizing delay-insensitive doubl...
Autores principales: | Balasubramanian, P., Maskell, D. L., Mastorakis, N. E. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Public Library of Science
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6996843/ https://www.ncbi.nlm.nih.gov/pubmed/32012180 http://dx.doi.org/10.1371/journal.pone.0228343 |
Ejemplares similares
-
Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
por: Balasubramanian, P., et al.
Publicado: (2019) -
Asynchronous quasi delay insensitive majority voters corresponding to quintuple modular redundancy for mission/safety-critical applications
por: Balasubramanian, P., et al.
Publicado: (2020) -
Crosstalk Analysis of Delay-Insensitive Code in High-Speed Package Interconnects
por: Sun, Bo, et al.
Publicado: (2023) -
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
por: Balasubramanian, P., et al.
Publicado: (2016) -
An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates
por: Devi, T. Kalavathi, et al.
Publicado: (2015)