Cargando…
Digital Circuit for Seamless Resampling ADC Output Streams†
Fine resolution selection of the sample rate is not available in digital storage oscilloscopes (DSOs), so the user has to rely on offline processing to cope with such need. The paper first discusses digital signal processing based methods that allow changing the sampling rate by means of digital res...
Autores principales: | , , |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7146112/ https://www.ncbi.nlm.nih.gov/pubmed/32183269 http://dx.doi.org/10.3390/s20061619 |
_version_ | 1783520124428353536 |
---|---|
author | D’Arco, Mauro Napoli, Ettore Zacharelos, Efstratios |
author_facet | D’Arco, Mauro Napoli, Ettore Zacharelos, Efstratios |
author_sort | D’Arco, Mauro |
collection | PubMed |
description | Fine resolution selection of the sample rate is not available in digital storage oscilloscopes (DSOs), so the user has to rely on offline processing to cope with such need. The paper first discusses digital signal processing based methods that allow changing the sampling rate by means of digital resampling approaches. Then, it proposes a digital circuit that, if included in the acquisition channel of a digital storage oscilloscope, between the internal analog-to-digital converter (ADC) and the acquisition memory, allows the user to select any sampling rate lower than the maximum one with fine resolution. The circuit relies both on the use of a short digital filter with dynamically generated coefficients and on a suitable memory management strategy. The output samples produced by the digital circuit are characterized by a sampling rate that can be incoherent with the clock frequency regulating the memory access. Both a field programmable gate array (FPGA) implementation and an application specific integrated circuit (ASIC) design of the proposed circuit are evaluated. |
format | Online Article Text |
id | pubmed-7146112 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2020 |
publisher | MDPI |
record_format | MEDLINE/PubMed |
spelling | pubmed-71461122020-04-15 Digital Circuit for Seamless Resampling ADC Output Streams† D’Arco, Mauro Napoli, Ettore Zacharelos, Efstratios Sensors (Basel) Article Fine resolution selection of the sample rate is not available in digital storage oscilloscopes (DSOs), so the user has to rely on offline processing to cope with such need. The paper first discusses digital signal processing based methods that allow changing the sampling rate by means of digital resampling approaches. Then, it proposes a digital circuit that, if included in the acquisition channel of a digital storage oscilloscope, between the internal analog-to-digital converter (ADC) and the acquisition memory, allows the user to select any sampling rate lower than the maximum one with fine resolution. The circuit relies both on the use of a short digital filter with dynamically generated coefficients and on a suitable memory management strategy. The output samples produced by the digital circuit are characterized by a sampling rate that can be incoherent with the clock frequency regulating the memory access. Both a field programmable gate array (FPGA) implementation and an application specific integrated circuit (ASIC) design of the proposed circuit are evaluated. MDPI 2020-03-14 /pmc/articles/PMC7146112/ /pubmed/32183269 http://dx.doi.org/10.3390/s20061619 Text en © 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). |
spellingShingle | Article D’Arco, Mauro Napoli, Ettore Zacharelos, Efstratios Digital Circuit for Seamless Resampling ADC Output Streams† |
title | Digital Circuit for Seamless Resampling ADC Output Streams† |
title_full | Digital Circuit for Seamless Resampling ADC Output Streams† |
title_fullStr | Digital Circuit for Seamless Resampling ADC Output Streams† |
title_full_unstemmed | Digital Circuit for Seamless Resampling ADC Output Streams† |
title_short | Digital Circuit for Seamless Resampling ADC Output Streams† |
title_sort | digital circuit for seamless resampling adc output streams† |
topic | Article |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7146112/ https://www.ncbi.nlm.nih.gov/pubmed/32183269 http://dx.doi.org/10.3390/s20061619 |
work_keys_str_mv | AT darcomauro digitalcircuitforseamlessresamplingadcoutputstreams AT napoliettore digitalcircuitforseamlessresamplingadcoutputstreams AT zacharelosefstratios digitalcircuitforseamlessresamplingadcoutputstreams |