Cargando…
ECC Memory for Fault Tolerant RISC-V Processors
Numerous processor cores based on the popular RISC-V Instruction Set Architecture have been developed in the past few years and are freely available. The same applies for RISC-V ecosystems that allow to implement System-on-Chips with RISC-V processors on ASICs or FPGAs. However, so far only very lit...
Autores principales: | Dörflinger, Alexander, Guan, Yejun, Michalik, Sören, Michalik, Sönke, Naghmouchi, Jamin, Michalik, Harald |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7343426/ http://dx.doi.org/10.1007/978-3-030-52794-5_4 |
Ejemplares similares
-
Fault-tolerant interface between quantum memories and quantum processors
por: Poulsen Nautrup, Hendrik, et al.
Publicado: (2017) -
High Performance CISC, RISC and VLIW Processors
por: Rao, G S
Publicado: (1992) -
Fault-tolerant and radiation-hardened SPARC processors
por: Gaisler, Jiri
Publicado: (2007) -
A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
por: Xue, Xiaoyong, et al.
Publicado: (2019) -
Hybrid fault tolerance techniques to detect transient faults in embedded processors
por: Azambuja, José Rodrigo, et al.
Publicado: (2014)