Cargando…
A High-Speed Low-Cost VLSI System Capable of On-Chip Online Learning for Dynamic Vision Sensor Data Classification
This paper proposes a high-speed low-cost VLSI system capable of on-chip online learning for classifying address-event representation (AER) streams from dynamic vision sensor (DVS) retina chips. The proposed system executes a lightweight statistic algorithm based on simple binary features extracted...
Autores principales: | He, Wei, Huang, Jinguo, Wang, Tengxiao, Lin, Yingcheng, He, Junxian, Zhou, Xichuan, Li, Ping, Wang, Ying, Wu, Nanjian, Shi, Cong |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7506740/ https://www.ncbi.nlm.nih.gov/pubmed/32825560 http://dx.doi.org/10.3390/s20174715 |
Ejemplares similares
-
A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional Neural Network Inference Using Time-Step Binary Spike Maps
por: Zhang, Ling, et al.
Publicado: (2021) -
Neuromorphic VLSI Models of Selective Attention: From Single Chip Vision Sensors to Multi-chip Systems
por: Indiveri, Giacomo
Publicado: (2008) -
High-Speed VLSI Interconnections
por: Goel, Ashok K
Publicado: (2007) -
Delivering VLSI chips to HEP experiments
por: Marchioro, A
Publicado: (2003) -
A VLSI System-on-Chip for Particle Detectors
por: Giordano, Raffaele
Publicado: (2016)