Cargando…

Circuit Simulation Considering Electrical Coupling in Monolithic 3D Logics with Junctionless FETs

The junctionless field-effect transistor (JLFET) compact model using the model parameters extracted from the LETI-UTSOI (version 2.1) model was proposed to perform circuit simulation considering the electrical coupling between the stacked JLFETs of a monolithic 3D integrated circuit (M3DIC) composed...

Descripción completa

Detalles Bibliográficos
Autores principales:	Ahn, Tae Jun, Yu, Yun Seop
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2020
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7598614/ https://www.ncbi.nlm.nih.gov/pubmed/32987731 http://dx.doi.org/10.3390/mi11100887

Ejemplares similares

Electrical Coupling and Simulation of Monolithic 3D Logic Circuits and Static Random Access Memory
por: Ahn, Tae Jun, et al.
Publicado: (2019)

Performance Assessment of a Junctionless Heterostructure Tunnel FET Biosensor Using Dual Material Gate
por: Xie, Haiwu, et al.
Publicado: (2023)

The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability
por: Ferhati, Hichem, et al.
Publicado: (2018)

Junctionless field-effect transistors: design, modeling and simulation
por: Sahay, Shubham, et al.
Publicado: (2019)

Investigation of Monolithic 3D Integrated Circuit Inverter with Feedback Field Effect Transistors Using TCAD Simulation
por: Oh, Jong Hyeok, et al.
Publicado: (2020)

Junctionless Dual In-Plane-Gate Thin-Film Transistors with AND Logic Function on Paper Substrates
por: Dou, Wei, et al.
Publicado: (2019)

Characterizing the electrical properties of raised S/D junctionless thin-film transistors with a dual-gate structure
por: Cheng, Ya-Chi, et al.
Publicado: (2014)

Gate-all-around junctionless FET based label-free dielectric/charge modulation detection of SARS-CoV-2 virus
por: Priyadarshani, Kumari Nibha, et al.
Publicado: (2022)

Integrated Logic Circuits Based on Wafer-Scale 2D-MoS(2) FETs Using Buried-Gate Structures
por: Lee, Ju-Ah, et al.
Publicado: (2023)

Electrically driven monolithic subwavelength plasmonic interconnect circuits
por: Liu, Yang, et al.
Publicado: (2017)

Logical computation with self-assembling electric circuits
por: Yasmin, Rojoba, et al.
Publicado: (2022)

Diode, transistor & FET circuits manual
por: Marston, R. M.

Investigation of the Electrical Coupling Effect for Monolithic 3-Dimensional Nonvolatile Memory Consisting of a Feedback Field-Effect Transistor Using TCAD
por: Oh, Jong Hyeok, et al.
Publicado: (2023)

Single-Grain Gate-All-Around Si Nanowire FET Using Low-Thermal-Budget Processes for Monolithic Three-Dimensional Integrated Circuits
por: Hsieh, Tung-Ying, et al.
Publicado: (2020)

Is negative capacitance FET a steep-slope logic switch?
por: Cao, Wei, et al.
Publicado: (2020)

Modeling nanowire and double-gate junctionless field-effect transistors
por: Jazaeri, Farzan, et al.
Publicado: (2018)

Planar Junctionless Field-Effect Transistor for Detecting Biomolecular Interactions
por: Shukla, Rajendra P., et al.
Publicado: (2022)

Temperature dependence of electronic behaviors in quantum dimension junctionless thin-film transistor
por: Cheng, Ya-Chi, et al.
Publicado: (2014)

Modeling and Fabrication of Micro FET Pressure Sensor with Circuits
por: Dai, Ching-Liang, et al.
Publicado: (2007)

Junctionless ferroelectric field effect transistors based on ultrathin silicon nanomembranes
por: Cao, Ronggen, et al.
Publicado: (2014)

Valley-engineered ultra-thin silicon for high-performance junctionless transistors
por: Kim, Seung-Yoon, et al.
Publicado: (2016)

Logic circuits
por: Morris, Noel Malcolm
Publicado: (1969)

Author Correction: Is negative capacitance FET a steep-slope logic switch?
por: Cao, Wei, et al.
Publicado: (2020)

Novel Low Power Cross-Coupled FET-Based Sense Amplifier Design for High-Speed SRAM Circuits
por: Priya, G. Lakshmi, et al.
Publicado: (2023)

Effect of Geometric Parameters on the Performance of P-Type Junctionless Lateral Gate Transistors
por: Larki, Farhad, et al.
Publicado: (2014)

Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography
por: Dehzangi, Arash, et al.
Publicado: (2012)

Introduction to logic circuits & logic design with verilog
por: LaMeres, Brock J
Publicado: (2017)

Introduction to logic circuits & logic design with VHDL
por: LaMeres, Brock J
Publicado: (2017)

The logic of digital circuits
por: Glebov, Alexey
Publicado: (2016)

Handbook of logic circuits
por: Lenk, John D
Publicado: (1972)

Transistors in logical circuits
por: Korthals-Altes, J P
Publicado: (1965)

Electronic logic circuits
por: Gibson, J R
Publicado: (1979)

Manual of logic circuits
por: Maley, Gerald A
Publicado: (1970)

The essence of logic circuits
por: Unger, Stephen H
Publicado: (1997)

Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications
por: Chu, Chun-Lin, et al.
Publicado: (2023)

Ultra-low input power conversion circuits based on tunnel-FETs
por: Cavalheiro, David, et al.
Publicado: (2018)

Multirate methods in electrical circuit simulation
por: Bartel, A, et al.
Publicado: (2001)

Simulation and optimization of digital circuits: considering and mitigating destabilizing factors
por: Melikyan, Vazgen
Publicado: (2018)

An Investigation of the Effect of the Work-Function Variation of a Monolithic 3D Inverter Stacked with MOSFETs
por: Lee, Geun Jae, et al.
Publicado: (2022)

Innexin Expression in Electrically Coupled Motor Circuits
por: Otopalik, Adriane G., et al.
Publicado: (2017)

Cannot write session to /tmp/vufind_sessions/sess_fmu7l01hdp7orjsg5hgd2fhpnd