Cargando…

Diode-Like Current Leakage and Ferroelectric Switching in Silicon SIS Structures with Hafnia-Alumina Nanolaminates

Silicon semiconductor-insulator-semiconductor (SIS) structures with high-k dielectrics are a promising new material for photonic and CMOS integrations. The “diode-like” currents through the symmetric atomic layer deposited (ALD) HfO(2)/Al(2)O(3)/HfO(2)… nanolayers with a highest rectification coeffi...

Descripción completa

Detalles Bibliográficos
Autores principales: Popov, Vladimir P., Tikhonenko, Fedor V., Antonov, Valentin A., Tyschenko, Ida E., Miakonkikh, Andrey V., Simakin, Sergey G., Rudenko, Konstantin V.
Formato: Online Artículo Texto
Lenguaje:English
Publicado: MDPI 2021
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7912112/
https://www.ncbi.nlm.nih.gov/pubmed/33499413
http://dx.doi.org/10.3390/nano11020291
Descripción
Sumario:Silicon semiconductor-insulator-semiconductor (SIS) structures with high-k dielectrics are a promising new material for photonic and CMOS integrations. The “diode-like” currents through the symmetric atomic layer deposited (ALD) HfO(2)/Al(2)O(3)/HfO(2)… nanolayers with a highest rectification coefficient 10(3) are observed and explained by the asymmetry of the upper and lower heterointerfaces formed by bonding and ALD processes. As a result, different spatial charge regions (SCRs) are formed on both insulator sides. The lowest leakages are observed through the stacks, with total Al(2)O(3) thickness values of 8–10 nm, which also provide a diffusive barrier for hydrogen. The dominant mechanism of electron transport through the built-in insulator at the weak field E < 1 MV/cm is thermionic emission. The Poole-Frenkel (PF) mechanism of emission from traps dominates at larger E values. The charge carriers mobility 100–120 cm(2)/(V s) and interface states (IFS) density 1.2 × 10(11) cm(−2) are obtained for the n-p SIS structures with insulator HfO(2):Al(2)O(3) (10:1) after rapid thermal annealing (RTA) at 800 °C. The drain current hysteresis of pseudo-metal-oxide-semiconductor field effect transistor (MOSFET) with the memory window 1.2–1.3 V at the gate voltage |V(g)| < ±2.5 V is maintained in the RTA treatment at T = 800–900 °C for these transistors.