Cargando…
Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip
Today, convolutional and deconvolutional neural network models are exceptionally popular thanks to the impressive accuracies they have been proven in several computer-vision applications. To speed up the overall tasks of these neural networks, purpose-designed accelerators are highly desirable. Unfo...
Autores principales: | Perri, Stefania, Sestito, Cristian, Spagnolo, Fanny, Corsonello, Pasquale |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8321086/ https://www.ncbi.nlm.nih.gov/pubmed/34460742 http://dx.doi.org/10.3390/jimaging6090085 |
Ejemplares similares
-
An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis
por: Spagnolo, Fanny, et al.
Publicado: (2019) -
Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions
por: Sestito, Cristian, et al.
Publicado: (2021) -
Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes
por: Frustaci, Fabio, et al.
Publicado: (2022) -
FPGA-based systolic deconvolution architecture for upsampling
por: Joseph Raj, Alex Noel, et al.
Publicado: (2022) -
On-chip communication architectures: system on chip interconnect
por: Pasricha, Sudeep, et al.
Publicado: (2008)