Cargando…
Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES
Currently, cryptographic algorithms are widely applied to communications systems to guarantee data security. For instance, in an emerging automotive environment where connectivity is a core part of autonomous and connected cars, it is essential to guarantee secure communications both inside and outs...
Autores principales: | Algredo-Badillo, Ignacio, Ramírez-Gutiérrez, Kelsey A., Morales-Rosales, Luis Alberto, Pacheco Bautista, Daniel, Feregrino-Uribe, Claudia |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8402599/ https://www.ncbi.nlm.nih.gov/pubmed/34451097 http://dx.doi.org/10.3390/s21165655 |
Ejemplares similares
-
A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2022) -
Compact FPGA hardware architecture for public key encryption in embedded devices
por: Rodríguez-Flores, Luis, et al.
Publicado: (2018) -
Trade-Off Analysis of Hardware Architectures for Channel-Quality Classification Models
por: Torres-Alvarado, Alan, et al.
Publicado: (2022) -
An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy
por: Torres-Alvarado, Alan, et al.
Publicado: (2022) -
An FPGA-based analysis of trade-offs in the presence of ill-conditioning and different precision levels in computations
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2020)