Cargando…
A Reference-Sampling Based Calibration-Free Fractional-N PLL with a PI-Linked Sampling Clock Generator
Sampling-based PLLs have become a new research trend due to the possibility of removing the frequency divider (FDIV) from the feedback path, where the FDIV increases the contribution of in-band noise by the factor of dividing ratio square (N(2)). Between two possible sampling methods, sub-sampling a...
Autores principales: | Han, Jae-Soub, Eom, Tae-Hyeok, Choi, Seong-Wook, Seong, Kiho, Yoon, Dong-Hyun, Kim, Tony Tae-Hyong, Baek, Kwang-Hyun, Shim, Yong |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8540025/ https://www.ncbi.nlm.nih.gov/pubmed/34696037 http://dx.doi.org/10.3390/s21206824 |
Ejemplares similares
-
Time-Interleaved SAR ADC with Background Timing-Skew Calibration for UWB Wireless Communication in IoT Systems
por: Seong, Kiho, et al.
Publicado: (2020) -
CMS Tracker PLL Reference Manual
por: Moreira, P, et al.
Publicado: (2000) -
A PLL-Delay ASIC for clock recovery and trigger distribution in the CMS tracker
por: Marchioro, A, et al.
Publicado: (1997) -
The eCDR-PLL, a radiation-tolerant ASIC for clock and data recovery and deterministic phase clock synthesis
por: Leitao, P, et al.
Publicado: (2015) -
SHEAR: sample heterogeneity estimation and assembly by reference
por: Landman, Sean R, et al.
Publicado: (2014)