Cargando…
CMOS Implementation of ANNs Based on Analog Optimization of N-Dimensional Objective Functions
The design of neural network architectures is carried out using methods that optimize a particular objective function, in which a point that minimizes the function is sought. In reported works, they only focused on software simulations or commercial complementary metal-oxide-semiconductor (CMOS), ne...
Autores principales: | Medina-Santiago, Alejandro, Hernández-Gracidas, Carlos Arturo, Morales-Rosales, Luis Alberto, Algredo-Badillo, Ignacio, Amador García, Monica, Orozco Torres, Jorge Antonio |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8587332/ https://www.ncbi.nlm.nih.gov/pubmed/34770377 http://dx.doi.org/10.3390/s21217071 |
Ejemplares similares
-
A SHA-256 Hybrid-Redundancy Hardware Architecture for Detecting and Correcting Errors
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2022) -
An FPGA-based analysis of trade-offs in the presence of ill-conditioning and different precision levels in computations
por: Algredo-Badillo, Ignacio, et al.
Publicado: (2020) -
Radio-frequency digital-to-analog converters: implementation in nanoscale CMOS
por: Alavi, Morteza S, et al.
Publicado: (2017) -
An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy
por: Torres-Alvarado, Alan, et al.
Publicado: (2022) -
Trade-Off Analysis of Hardware Architectures for Channel-Quality Classification Models
por: Torres-Alvarado, Alan, et al.
Publicado: (2022)