Cargando…
Dielectric Engineering to Suppress Cell-to-Cell Programming Voltage Interference in 3D NAND Flash Memory
In contrast to conventional 2-dimensional (2D) NAND flash memory, in 3D NAND flash memory, cell-to-cell interference stemming from parasitic capacitance between the word-lines (WLs) is difficult to control because the number of WLs, achieved for better packing density, have been dramatically increas...
Autores principales: | Jung, Woo-Jin, Park, Jun-Young |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8619526/ https://www.ncbi.nlm.nih.gov/pubmed/34832709 http://dx.doi.org/10.3390/mi12111297 |
Ejemplares similares
-
Novel Program Scheme of Vertical NAND Flash Memory for Reduction of Z-Interference
por: Yi, Su-in, et al.
Publicado: (2021) -
Adaptive Bitline Voltage Countermeasure for Neighbor Wordline Interference in 3D NAND Flash Memory-Based Sensors
por: Fan, Hanshui, et al.
Publicado: (2023) -
A Novel Program Scheme for Z-Interference Improvement in 3D NAND Flash Memory
por: Jia, Jianquan, et al.
Publicado: (2023) -
NAND flash memory technologies
por: Aritome, Seiichi
Publicado: (2016) -
Effect of Noncircular Channel on Distribution of Threshold Voltage in 3D NAND Flash Memory
por: Go, Donghyun, et al.
Publicado: (2023)