Cargando…
Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems
The hardware security of embedded systems is raising more and more concerns in numerous safety-critical applications, such as in the automotive, aerospace, avionic, and railway systems. Embedded systems are gaining popularity in these safety-sensitive sectors with high performance, low power, and gr...
Autores principales: | , , , , , , |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8708534/ https://www.ncbi.nlm.nih.gov/pubmed/34945300 http://dx.doi.org/10.3390/mi12121450 |
_version_ | 1784622709239447552 |
---|---|
author | Wang, Xiang Zhang, Zhun Hao, Qiang Xu, Dongdong Wang, Jiqing Jia, Haoyu Zhou, Zhiyu |
author_facet | Wang, Xiang Zhang, Zhun Hao, Qiang Xu, Dongdong Wang, Jiqing Jia, Haoyu Zhou, Zhiyu |
author_sort | Wang, Xiang |
collection | PubMed |
description | The hardware security of embedded systems is raising more and more concerns in numerous safety-critical applications, such as in the automotive, aerospace, avionic, and railway systems. Embedded systems are gaining popularity in these safety-sensitive sectors with high performance, low power, and great reliability, which are ideal control platforms for executing instruction operation and data processing. However, modern embedded systems are still exposing many potential hardware vulnerabilities to malicious attacks, including software-level and hardware-level attacks; these can cause program execution failure and confidential data leakage. For this reason, this paper presents a novel embedded system by integrating a hardware-assisted security monitoring unit (SMU), for achieving a reinforced system-on-chip (SoC) on ensuring program execution and data processing security. This architecture design was implemented and evaluated on a Xilinx Virtex-5 FPGA development board. Based on the evaluation of the SMU hardware implementation in terms of performance overhead, security capability, and resource consumption, the experimental results indicate that the SMU does not lead to a significant speed degradation to processor while executing different benchmarks, and its average performance overhead reduces to 2.18% on typical 8-KB I/D-Caches. Security capability evaluation confirms the monitoring effectiveness of SMU against both instruction and data tampering attacks. Meanwhile, the SoC satisfies a good balance between high-security and resource overhead. |
format | Online Article Text |
id | pubmed-8708534 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2021 |
publisher | MDPI |
record_format | MEDLINE/PubMed |
spelling | pubmed-87085342021-12-25 Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems Wang, Xiang Zhang, Zhun Hao, Qiang Xu, Dongdong Wang, Jiqing Jia, Haoyu Zhou, Zhiyu Micromachines (Basel) Article The hardware security of embedded systems is raising more and more concerns in numerous safety-critical applications, such as in the automotive, aerospace, avionic, and railway systems. Embedded systems are gaining popularity in these safety-sensitive sectors with high performance, low power, and great reliability, which are ideal control platforms for executing instruction operation and data processing. However, modern embedded systems are still exposing many potential hardware vulnerabilities to malicious attacks, including software-level and hardware-level attacks; these can cause program execution failure and confidential data leakage. For this reason, this paper presents a novel embedded system by integrating a hardware-assisted security monitoring unit (SMU), for achieving a reinforced system-on-chip (SoC) on ensuring program execution and data processing security. This architecture design was implemented and evaluated on a Xilinx Virtex-5 FPGA development board. Based on the evaluation of the SMU hardware implementation in terms of performance overhead, security capability, and resource consumption, the experimental results indicate that the SMU does not lead to a significant speed degradation to processor while executing different benchmarks, and its average performance overhead reduces to 2.18% on typical 8-KB I/D-Caches. Security capability evaluation confirms the monitoring effectiveness of SMU against both instruction and data tampering attacks. Meanwhile, the SoC satisfies a good balance between high-security and resource overhead. MDPI 2021-11-26 /pmc/articles/PMC8708534/ /pubmed/34945300 http://dx.doi.org/10.3390/mi12121450 Text en © 2021 by the authors. https://creativecommons.org/licenses/by/4.0/Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/). |
spellingShingle | Article Wang, Xiang Zhang, Zhun Hao, Qiang Xu, Dongdong Wang, Jiqing Jia, Haoyu Zhou, Zhiyu Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title | Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title_full | Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title_fullStr | Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title_full_unstemmed | Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title_short | Hardware-Assisted Security Monitoring Unit for Real-Time Ensuring Secure Instruction Execution and Data Processing in Embedded Systems |
title_sort | hardware-assisted security monitoring unit for real-time ensuring secure instruction execution and data processing in embedded systems |
topic | Article |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8708534/ https://www.ncbi.nlm.nih.gov/pubmed/34945300 http://dx.doi.org/10.3390/mi12121450 |
work_keys_str_mv | AT wangxiang hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT zhangzhun hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT haoqiang hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT xudongdong hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT wangjiqing hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT jiahaoyu hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems AT zhouzhiyu hardwareassistedsecuritymonitoringunitforrealtimeensuringsecureinstructionexecutionanddataprocessinginembeddedsystems |