Cargando…
A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA
Time-to-digital converter (TDC) is the key technology to realize accurate time delay measurement in high-precision optical fiber time-frequency transmission and synchronization, optical sensing and many scientific applications. The performance of FPGA-TDC based on the carry chain is sensitive to the...
Autores principales: | , , , , , |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8953977/ https://www.ncbi.nlm.nih.gov/pubmed/35336481 http://dx.doi.org/10.3390/s22062306 |
_version_ | 1784675981098745856 |
---|---|
author | Mao, Xiangyu Yang, Fei Wei, Fang Shi, Jiawen Cai, Jian Cai, Haiwen |
author_facet | Mao, Xiangyu Yang, Fei Wei, Fang Shi, Jiawen Cai, Jian Cai, Haiwen |
author_sort | Mao, Xiangyu |
collection | PubMed |
description | Time-to-digital converter (TDC) is the key technology to realize accurate time delay measurement in high-precision optical fiber time-frequency transmission and synchronization, optical sensing and many scientific applications. The performance of FPGA-TDC based on the carry chain is sensitive to the operating temperature. This paper presents a parallel multichain cross segmentation method, without multitime measurements, which merges multichain into an equivalent chain, achieving low temperature coefficient and maintaining high precision. The equivalent chain breaks the limit of the intrinsic cell delay of a single carry chain, improves the precision and reduces the impact of temperature variation significantly. A two-channel TDC based on parallel multichain cross segmentation method is implemented in a 28 nm fabrication process Kintex-7 FPGA. The results show that the performance of TDC is improved with the increase of the number of chains. The 10-chain TDC with 1.3 ps resolution, 4.6 ps single-shot precision performs much better than the plain TDC with 11.4 ps resolution, 8.7 ps single-shot precision. The resolution is stable with 0.0002 ps/°C temperature coefficient under an operating temperature range from 25 °C to 70 °C. Moreover, the proposed method reduces the complexity of the circuit and the resource usage. |
format | Online Article Text |
id | pubmed-8953977 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2022 |
publisher | MDPI |
record_format | MEDLINE/PubMed |
spelling | pubmed-89539772022-03-26 A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA Mao, Xiangyu Yang, Fei Wei, Fang Shi, Jiawen Cai, Jian Cai, Haiwen Sensors (Basel) Article Time-to-digital converter (TDC) is the key technology to realize accurate time delay measurement in high-precision optical fiber time-frequency transmission and synchronization, optical sensing and many scientific applications. The performance of FPGA-TDC based on the carry chain is sensitive to the operating temperature. This paper presents a parallel multichain cross segmentation method, without multitime measurements, which merges multichain into an equivalent chain, achieving low temperature coefficient and maintaining high precision. The equivalent chain breaks the limit of the intrinsic cell delay of a single carry chain, improves the precision and reduces the impact of temperature variation significantly. A two-channel TDC based on parallel multichain cross segmentation method is implemented in a 28 nm fabrication process Kintex-7 FPGA. The results show that the performance of TDC is improved with the increase of the number of chains. The 10-chain TDC with 1.3 ps resolution, 4.6 ps single-shot precision performs much better than the plain TDC with 11.4 ps resolution, 8.7 ps single-shot precision. The resolution is stable with 0.0002 ps/°C temperature coefficient under an operating temperature range from 25 °C to 70 °C. Moreover, the proposed method reduces the complexity of the circuit and the resource usage. MDPI 2022-03-16 /pmc/articles/PMC8953977/ /pubmed/35336481 http://dx.doi.org/10.3390/s22062306 Text en © 2022 by the authors. https://creativecommons.org/licenses/by/4.0/Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/). |
spellingShingle | Article Mao, Xiangyu Yang, Fei Wei, Fang Shi, Jiawen Cai, Jian Cai, Haiwen A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title | A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title_full | A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title_fullStr | A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title_full_unstemmed | A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title_short | A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA |
title_sort | low temperature coefficient time-to-digital converter with 1.3 ps resolution implemented in a 28 nm fpga |
topic | Article |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8953977/ https://www.ncbi.nlm.nih.gov/pubmed/35336481 http://dx.doi.org/10.3390/s22062306 |
work_keys_str_mv | AT maoxiangyu alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT yangfei alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT weifang alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT shijiawen alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT caijian alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT caihaiwen alowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT maoxiangyu lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT yangfei lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT weifang lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT shijiawen lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT caijian lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga AT caihaiwen lowtemperaturecoefficienttimetodigitalconverterwith13psresolutionimplementedina28nmfpga |