Cargando…
On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
This work performs a detailed comparison of the channel width folding effectiveness of the FinFET, vertically stacked nanosheet transistor (VNSFET), and vertically stacked nanowire transistor (VNWFET) under the constraints of the same vertical (fin) height and layout footprint size (fin width) defin...
Autores principales: | Wong, Hei, Kakushima, Kuniyuki |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9146649/ https://www.ncbi.nlm.nih.gov/pubmed/35630961 http://dx.doi.org/10.3390/nano12101739 |
Ejemplares similares
-
Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
por: Guerfi, Youssouf, et al.
Publicado: (2016) -
Source/Drain Trimming Process to Improve Gate-All-Around Nanosheet Transistors Switching Performance and Enable More Stacks of Nanosheets
por: Chen, Kun, et al.
Publicado: (2022) -
A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors
por: Yang, Jingwen, et al.
Publicado: (2023) -
4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process
por: Cheng, Xiaohong, et al.
Publicado: (2022) -
Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices
por: Zhang, Qingzhu, et al.
Publicado: (2021)