Cargando…
A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction †
This paper presents a low noise 0.6-V 400-kS/s asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) for input-referred noise reduction. A dual-domain comparator is proposed to optimize the power, noise, and sampling rate of the ADC in the 10-bit conversion. In order...
Autores principales: | Lee, Sang-Hun, Lee, Won-Young |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9415071/ https://www.ncbi.nlm.nih.gov/pubmed/36015841 http://dx.doi.org/10.3390/s22166078 |
Ejemplares similares
-
A Design of 10-Bit Asynchronous SAR ADC with an On-Chip Bandgap Reference Voltage Generator
por: Verma, Deeksha, et al.
Publicado: (2022) -
Minimization of the Long Term Noises of the 24-Bit ADC for the Precision Laser Inclinometer
por: Azaryan, N, et al.
Publicado: (2021) -
A 100 KS/s 8–10-Bit Resolution-Reconfigurable SAR ADC for Biosensor Applications †
por: Hu, Yunfeng, et al.
Publicado: (2022) -
A 10-Bit 300 kS/s Reference-Voltage Regulator Free SAR ADC for Wireless-Powered Implantable Medical Devices
por: Yang, Yongkui, et al.
Publicado: (2018) -
A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications
por: Hu, Yunfeng, et al.
Publicado: (2022)