Cargando…

A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction †

This paper presents a low noise 0.6-V 400-kS/s asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) for input-referred noise reduction. A dual-domain comparator is proposed to optimize the power, noise, and sampling rate of the ADC in the 10-bit conversion. In order...

Descripción completa

Detalles Bibliográficos
Autores principales: Lee, Sang-Hun, Lee, Won-Young
Formato: Online Artículo Texto
Lenguaje:English
Publicado: MDPI 2022
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9415071/
https://www.ncbi.nlm.nih.gov/pubmed/36015841
http://dx.doi.org/10.3390/s22166078

Ejemplares similares