Cargando…

Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking

A design space exploration of the countermeasures for hardware masking is proposed in this paper. The assumption of independence among shares used in hardware masking can be violated in practical designs. Recently, the security impact of noise coupling among multiple masking shares has been demonstr...

Descripción completa

Detalles Bibliográficos
Autores principales: Seçkiner, Soner, Köse, Selçuk
Formato: Online Artículo Texto
Lenguaje:English
Publicado: MDPI 2022
Materias:
Acceso en línea:https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9500711/
https://www.ncbi.nlm.nih.gov/pubmed/36146376
http://dx.doi.org/10.3390/s22187028
_version_ 1784795288253235200
author Seçkiner, Soner
Köse, Selçuk
author_facet Seçkiner, Soner
Köse, Selçuk
author_sort Seçkiner, Soner
collection PubMed
description A design space exploration of the countermeasures for hardware masking is proposed in this paper. The assumption of independence among shares used in hardware masking can be violated in practical designs. Recently, the security impact of noise coupling among multiple masking shares has been demonstrated both in practical FPGA implementations and with extensive transistor level simulations. Due to the highly sophisticated interactions in modern VLSI circuits, the interactions among multiple masking shares are quite challenging to model and thus information leakage from one share to another through noise coupling is difficult to mitigate. In this paper, the implications of utilizing on-chip voltage regulators to minimize the coupling among multiple masking shares through a shared power delivery network (PDN) are investigated. Specifically, different voltage regulator configurations where the power is delivered to different shares through various configurations are investigated. The placement of a voltage regulator relative to the masking shares is demonstrated to a have a significant impact on the coupling between masking shares. A PDN consisting of two shares is simulated with an ideal voltage regulator, strong DLDO, normal DLDO, weak DLDO, two DLDOs, and two DLDOs with 180 [Formula: see text] phase shift. An 18 × 18 grid PDN with a normal DLDO is simulated to demonstrate the effect of PDN impedance on security. The security analysis is performed using correlation and t-test analyses where a low correlation between shares can be inferred as security improvement and a t-test value below 4.5 means that the shares have negligible coupling, and thus the proposed method is secure. In certain cases, the proposed techniques achieve up to an 80% reduction in the correlation between masking shares. The PDN with two DLDOs and two-phase DLDO with 180 [Formula: see text] phase shift achieve satisfactory security levels since t-test values remain under 4.5 with 100,000 traces of simulations. The security of the PDN improves if DLDO is placed closer to any one of the masking shares.
format Online
Article
Text
id pubmed-9500711
institution National Center for Biotechnology Information
language English
publishDate 2022
publisher MDPI
record_format MEDLINE/PubMed
spelling pubmed-95007112022-09-24 Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking Seçkiner, Soner Köse, Selçuk Sensors (Basel) Article A design space exploration of the countermeasures for hardware masking is proposed in this paper. The assumption of independence among shares used in hardware masking can be violated in practical designs. Recently, the security impact of noise coupling among multiple masking shares has been demonstrated both in practical FPGA implementations and with extensive transistor level simulations. Due to the highly sophisticated interactions in modern VLSI circuits, the interactions among multiple masking shares are quite challenging to model and thus information leakage from one share to another through noise coupling is difficult to mitigate. In this paper, the implications of utilizing on-chip voltage regulators to minimize the coupling among multiple masking shares through a shared power delivery network (PDN) are investigated. Specifically, different voltage regulator configurations where the power is delivered to different shares through various configurations are investigated. The placement of a voltage regulator relative to the masking shares is demonstrated to a have a significant impact on the coupling between masking shares. A PDN consisting of two shares is simulated with an ideal voltage regulator, strong DLDO, normal DLDO, weak DLDO, two DLDOs, and two DLDOs with 180 [Formula: see text] phase shift. An 18 × 18 grid PDN with a normal DLDO is simulated to demonstrate the effect of PDN impedance on security. The security analysis is performed using correlation and t-test analyses where a low correlation between shares can be inferred as security improvement and a t-test value below 4.5 means that the shares have negligible coupling, and thus the proposed method is secure. In certain cases, the proposed techniques achieve up to an 80% reduction in the correlation between masking shares. The PDN with two DLDOs and two-phase DLDO with 180 [Formula: see text] phase shift achieve satisfactory security levels since t-test values remain under 4.5 with 100,000 traces of simulations. The security of the PDN improves if DLDO is placed closer to any one of the masking shares. MDPI 2022-09-16 /pmc/articles/PMC9500711/ /pubmed/36146376 http://dx.doi.org/10.3390/s22187028 Text en © 2022 by the authors. https://creativecommons.org/licenses/by/4.0/Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
spellingShingle Article
Seçkiner, Soner
Köse, Selçuk
Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title_full Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title_fullStr Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title_full_unstemmed Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title_short Exploiting On-Chip Voltage Regulators for Leakage Reduction in Hardware Masking
title_sort exploiting on-chip voltage regulators for leakage reduction in hardware masking
topic Article
url https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9500711/
https://www.ncbi.nlm.nih.gov/pubmed/36146376
http://dx.doi.org/10.3390/s22187028
work_keys_str_mv AT seckinersoner exploitingonchipvoltageregulatorsforleakagereductioninhardwaremasking
AT koseselcuk exploitingonchipvoltageregulatorsforleakagereductioninhardwaremasking