Cargando…
OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism
The emergence of the new video coding standard, Versatile Video Coding (VVC), has resulted in a 40-50% coding gain over its predecessor HEVC for the same visual quality. However, this is accompanied by a sharp increase in computational complexity. The emergence of the VVC standard and the increase i...
Autores principales: | , , , , |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer US
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9569024/ https://www.ncbi.nlm.nih.gov/pubmed/36268535 http://dx.doi.org/10.1007/s11265-022-01819-7 |
_version_ | 1784809774906343424 |
---|---|
author | Haggui, Naouel Hamidouche, Wassim Belghith, Fatma Masmoudi, Nouri Nezan, Jean-François |
author_facet | Haggui, Naouel Hamidouche, Wassim Belghith, Fatma Masmoudi, Nouri Nezan, Jean-François |
author_sort | Haggui, Naouel |
collection | PubMed |
description | The emergence of the new video coding standard, Versatile Video Coding (VVC), has resulted in a 40-50% coding gain over its predecessor HEVC for the same visual quality. However, this is accompanied by a sharp increase in computational complexity. The emergence of the VVC standard and the increase in video resolution have exceeded the capacity of single-core architectures. This fact has led researchers to use multicore architectures for the implementation of video standards and to use the parallelism of these architectures for real-time applications. With the strong growth in both areas, video coding and multicore architecture, there is a great need for a design methodology that facilitates the exploration of heterogeneous multicore architectures, which automatically generates optimized code for these architectures in order to reduce time to market. In this context, this paper aims to use the methodology based on data flow modeling associated with the PREESM software. This paper shows how the software has been used to model a complete standard VVC video decoder using Parameterized and Interfaced Synchronous Dataflow (PiSDF) model. The proposed model takes advantage of the parallelism strategies of the OpenVVC decoder and in particular the tile-based parallelism. Experimental results show that the speed of the VVC decoder in PiSDF is slightly higher than the OpenVVC decoder handwritten in C/C++ languages, by up to 11% speedup on a 24-core processor. Thus, the proposed decoder outperforms the state-of-the-art dataflow decoders based on the RVC-CAL model. |
format | Online Article Text |
id | pubmed-9569024 |
institution | National Center for Biotechnology Information |
language | English |
publishDate | 2022 |
publisher | Springer US |
record_format | MEDLINE/PubMed |
spelling | pubmed-95690242022-10-16 OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism Haggui, Naouel Hamidouche, Wassim Belghith, Fatma Masmoudi, Nouri Nezan, Jean-François J Signal Process Syst Article The emergence of the new video coding standard, Versatile Video Coding (VVC), has resulted in a 40-50% coding gain over its predecessor HEVC for the same visual quality. However, this is accompanied by a sharp increase in computational complexity. The emergence of the VVC standard and the increase in video resolution have exceeded the capacity of single-core architectures. This fact has led researchers to use multicore architectures for the implementation of video standards and to use the parallelism of these architectures for real-time applications. With the strong growth in both areas, video coding and multicore architecture, there is a great need for a design methodology that facilitates the exploration of heterogeneous multicore architectures, which automatically generates optimized code for these architectures in order to reduce time to market. In this context, this paper aims to use the methodology based on data flow modeling associated with the PREESM software. This paper shows how the software has been used to model a complete standard VVC video decoder using Parameterized and Interfaced Synchronous Dataflow (PiSDF) model. The proposed model takes advantage of the parallelism strategies of the OpenVVC decoder and in particular the tile-based parallelism. Experimental results show that the speed of the VVC decoder in PiSDF is slightly higher than the OpenVVC decoder handwritten in C/C++ languages, by up to 11% speedup on a 24-core processor. Thus, the proposed decoder outperforms the state-of-the-art dataflow decoders based on the RVC-CAL model. Springer US 2022-10-14 /pmc/articles/PMC9569024/ /pubmed/36268535 http://dx.doi.org/10.1007/s11265-022-01819-7 Text en © The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2022, Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law. This article is made available via the PMC Open Access Subset for unrestricted research re-use and secondary analysis in any form or by any means with acknowledgement of the original source. These permissions are granted for the duration of the World Health Organization (WHO) declaration of COVID-19 as a global pandemic. |
spellingShingle | Article Haggui, Naouel Hamidouche, Wassim Belghith, Fatma Masmoudi, Nouri Nezan, Jean-François OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title | OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title_full | OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title_fullStr | OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title_full_unstemmed | OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title_short | OpenVVC Decoder Parameterized and Interfaced Synchronous Dataflow (PiSDF) Model: Tile Based Parallelism |
title_sort | openvvc decoder parameterized and interfaced synchronous dataflow (pisdf) model: tile based parallelism |
topic | Article |
url | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9569024/ https://www.ncbi.nlm.nih.gov/pubmed/36268535 http://dx.doi.org/10.1007/s11265-022-01819-7 |
work_keys_str_mv | AT hagguinaouel openvvcdecoderparameterizedandinterfacedsynchronousdataflowpisdfmodeltilebasedparallelism AT hamidouchewassim openvvcdecoderparameterizedandinterfacedsynchronousdataflowpisdfmodeltilebasedparallelism AT belghithfatma openvvcdecoderparameterizedandinterfacedsynchronousdataflowpisdfmodeltilebasedparallelism AT masmoudinouri openvvcdecoderparameterizedandinterfacedsynchronousdataflowpisdfmodeltilebasedparallelism AT nezanjeanfrancois openvvcdecoderparameterizedandinterfacedsynchronousdataflowpisdfmodeltilebasedparallelism |