Cargando…
Reinforcement Learning Made Affordable for Hardware Verification Engineers
Constrained random stimulus generation is no longer sufficient to fully simulate the functionality of a digital design. The increasing complexity of today’s hardware devices must be supported by powerful development and simulation environments, powerful computational mechanisms, and appropriate soft...
Autores principales: | Dinu, Alexandru, Ogrutan, Petre Lucian |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9696563/ https://www.ncbi.nlm.nih.gov/pubmed/36363907 http://dx.doi.org/10.3390/mi13111887 |
Ejemplares similares
-
Cost-Efficient Approaches for Fulfillment of Functional Coverage during Verification of Digital Designs
por: Dinu, Alexandru, et al.
Publicado: (2022) -
Enhancing Cyber-Resilience for Small and Medium-Sized Organizations with Prescriptive Malware Analysis, Detection and Response
por: Ilca, Lucian Florin, et al.
Publicado: (2023) -
A formal notation for hardware and software verification
por: Chapman, R, et al.
Publicado: (1986) -
Co-verification of hardware and software for ARM SoC design
por: Andrews, Jason
Publicado: (2004) -
Hardware design verification: simulation and formal method-based approaches
por: Lam, William K C
Publicado: (2005)