Cargando…
Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process
This paper presents a low-area 8-bit flash ADC that consumes low power. The flash ADC includes four main blocks—an analog multiplexer (MUX), a comparator, an encoder, and an SPI (Serial Peripheral Interface) block. The MUX allows the selection between eight analog inputs. The comparator block contai...
Autores principales: | Thai, Hong-Hai, Pham, Cong-Kha, Le, Duc-Hung |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9824010/ https://www.ncbi.nlm.nih.gov/pubmed/36616674 http://dx.doi.org/10.3390/s23010076 |
Ejemplares similares
-
A low-power 10 bit ADC in a 025 mum CMOS: Design considerations and test results
por: Rivetti, A, et al.
Publicado: (2000) -
Development of variable sampling rate, low power 10-bit SAR ADC in 130 nm IBM technology
por: Moron, J, et al.
Publicado: (2015) -
A 12-Bit 2 GS/s Single-Channel High Linearity Pipelined ADC in 40 nm CMOS
por: Wu, Feitong, et al.
Publicado: (2023) -
A low-power 10 bit ADC in a 0.25$\mu$m CMOS: design considerations and test results
por: Rivetti, A, et al.
Publicado: (2000) -
A CMOS low power, quad channel, 12 bit, 40MS/s pipelined ADC for applications in particle physics calorimetry
por: Minderico, G, et al.
Publicado: (2003)