Cargando…
A 40 MHz 11-Bit ENOB Delta Sigma ADC for Communication and Acquisition Systems
This paper describes a Delta Sigma ADC IC that embeds a 5th-order Continuous-Time Delta Sigma modulator with 40 MHz signal bandwidth, a low ripple 20 to 80 MS/s variable-rate digital decimation filter, a bandgap voltage reference, and high-speed CML buffers on a single die. The ADC also integrates o...
Autores principales: | Fakhoury, Hussein, Jabbour, Chadi, Nguyen, Van-Tam |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9824276/ https://www.ncbi.nlm.nih.gov/pubmed/36616634 http://dx.doi.org/10.3390/s23010036 |
Ejemplares similares
-
A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components
por: Zhang, Mengdi, et al.
Publicado: (2022) -
Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852
por: Zhang, Mengdi, et al.
Publicado: (2022) -
High speed and wide bandwidth delta-sigma ADCs
por: Bolatkale, Muhammed, et al.
Publicado: (2014) -
Studies of internal resolution for 12 bit and 10 bit ADCs in the Tilecal readout electronics
por: Holmgren, S O, et al.
Publicado: (1998) -
A 10-bit 40MS/s Pipelined ADC in a 0.13μm CMOS Process
por: França-Santos, Hugo
Publicado: (2009)