Cargando…

CMOS-compatible ising machines built using bistable latches coupled through ferroelectric transistor arrays

Realizing compact and scalable Ising machines that are compatible with CMOS-process technology is crucial to the effectiveness and practicality of using such hardware platforms for accelerating computationally intractable problems. Besides the need for realizing compact Ising spins, the implementati...

Descripción completa

Detalles Bibliográficos
Autores principales:	Mallick, Antik, Zhao, Zijian, Bashar, Mohammad Khairul, Alam, Shamiul, Islam, Md Mazharul, Xiao, Yi, Xu, Yixin, Aziz, Ahmedullah, Narayanan, Vijaykrishnan, Ni, Kai, Shukla, Nikhil
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	Nature Publishing Group UK 2023
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9883258/ https://www.ncbi.nlm.nih.gov/pubmed/36707539 http://dx.doi.org/10.1038/s41598-023-28217-8

Ejemplares similares

A highly CMOS compatible hafnia-based ferroelectric diode
por: Luo, Qing, et al.
Publicado: (2020)

A three-terminal non-volatile ferroelectric switch with an insulator–metal transition channel
por: Vaidya, Jaykumar, et al.
Publicado: (2022)

Sequestration-based bistability enables tuning of the switching boundaries and design of a latch
por: Chen, David, et al.
Publicado: (2012)

Use of external resistor to prevent radiation induced latch-up in commercial CMOS IC's
por: Skorobogatov, P K, et al.
Publicado: (2000)

CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks
por: Kim, Min-Kyu, et al.
Publicado: (2022)

Using synchronized oscillators to compute the maximum independent set
por: Mallick, Antik, et al.
Publicado: (2020)

CMOS-Compatible Silicon Nanowire Field-Effect Transistor Biosensor: Technology Development toward Commercialization
por: Tran, Duy Phu, et al.
Publicado: (2018)

Designing Ising machines with higher order spin interactions and their application in solving combinatorial optimization
por: Bashar, Mohammad Khairul, et al.
Publicado: (2023)

PLS Latch
por: Fernier, P
Publicado: (1990)

Hardware functional obfuscation with ferroelectric active interconnects
por: Yu, Tongguang, et al.
Publicado: (2022)

Ferroelectric Field‐Effect‐Transistor Integrated with Ferroelectrics Heterostructure
por: Baek, Sungpyo, et al.
Publicado: (2022)

Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process
por: Rahman, Labonnah Farzana, et al.
Publicado: (2014)

A non-volatile cryogenic random-access memory based on the quantum anomalous Hall effect
por: Alam, Shamiul, et al.
Publicado: (2021)

CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory
por: Kim, Min-Kyu, et al.
Publicado: (2021)

Latching onto fibrinogen
por: Wells, William A.
Publicado: (2003)

A latch on priming
por: Bernacchia, Alberto, et al.
Publicado: (2014)

Non-Ising and chiral ferroelectric domain walls revealed by nonlinear optical microscopy
por: Cherifi-Hertel, Salia, et al.
Publicado: (2017)

Nonvolatile ferroelectric field-effect transistors
por: Chai, Xiaojie, et al.
Publicado: (2020)

Spin-Coated Heterogenous Stacked Electrodes for Performance Enhancement in CMOS-Compatible On-Chip Microsupercapacitors
por: Vyas, Agin, et al.
Publicado: (2022)

Robust and Latch-Up-Immune LVTSCR Device with an Embedded PMOSFET for ESD Protection in a 28-nm CMOS Process
por: Chen, Ruibo, et al.
Publicado: (2020)

CMOS-compatible synaptic transistor gated by chitosan electrolyte-Ta(2)O(5) hybrid electric double layer
por: Min, Shin-Yi, et al.
Publicado: (2020)

Prototype of a bistable polariton field-effect transistor switch
por: Suchomel, H., et al.
Publicado: (2017)

On-chip CMOS-compatible all-optical integrator
por: Ferrera, M., et al.
Publicado: (2010)

CMOS-Compatible Memristor for Optoelectronic Neuromorphic Computing
por: Wu, Facai, et al.
Publicado: (2022)

CMOS Image Sensor with a Built-in Lane Detector
por: Hsiao, Pei-Yung, et al.
Publicado: (2009)

Ferroelectric Field‐Effect‐Transistor Integrated with Ferroelectrics Heterostructure (Adv. Sci. 21/2022)
por: Baek, Sungpyo, et al.
Publicado: (2022)

Design and measurements of SEU tolerant latches
por: Menouni, M, et al.
Publicado: (2008)

PLS Latch: Avec Interface CAMAC
por: Fernier, P
Publicado: (1990)

The Balancing Act in Ferroelectric Transistors: How Hard Can It Be?
por: Hueting, Raymond J. E.
Publicado: (2018)

Compact artificial neuron based on anti-ferroelectric transistor
por: Cao, Rongrong, et al.
Publicado: (2022)

OFF-ON-OFF Fluorescence Switch with T-Latch Function
por: Pais, Vânia F., et al.
Publicado: (2011)

Latching dynamics in neural networks with synaptic depression
por: Aguilar, Carlos, et al.
Publicado: (2017)

Latch-Lock, Lever-Clasp, Plates, and Bridges
por: Davenport, Wm. S.
Publicado: (1894)

Controlling the on/off current ratio of ferroelectric field-effect transistors
por: Katsouras, Ilias, et al.
Publicado: (2015)

Memtransistors Based on Nanopatterned Graphene Ferroelectric Field-Effect Transistors
por: Dragoman, Mircea, et al.
Publicado: (2020)

CMOS backend-of-line compatible memory array and logic circuitries enabled by high performance atomic layer deposited ZnO thin-film transistor
por: Wang, Wenhui, et al.
Publicado: (2023)

Improper High‐T (c) Perovskite Ferroelectric with Dielectric Bistability Enables Broadband Ultraviolet‐to‐Infrared Photopyroelectric Effects
por: Hua, Lina, et al.
Publicado: (2023)

CMOS-Compatible Fabrication for Photonic Crystal-Based Nanofluidic Structure
por: Peng, Wang, et al.
Publicado: (2017)

CMOS-Compatible Titanium Nitride for On-Chip Plasmonic Schottky Photodetectors
por: Gosciniak, Jacek, et al.
Publicado: (2019)

Ultraviolet Response in Coplanar Silicon Avalanche Photodiodes with CMOS Compatibility
por: Liu, Qiaoli, et al.
Publicado: (2022)

Cannot write session to /tmp/vufind_sessions/sess_2boksi8up0e1cs0tkia6hu8gg7