Cargando…
Controlling Drain Side Tunneling Barrier Width in Electrically Doped PNPN Tunnel FET
In this paper, we propose and investigate an electrically doped (ED) PNPN tunnel field effect transistor (FET), in which the drain side tunneling barrier width is effectively controlled to obtain a suppressed ambipolar current. We present that the proposed PNPN tunnel FETs can be realized without ch...
Autores principales: | Shan, Chan, Yang, Lan, Liu, Ying, Liu, Zi-Meng, Zheng, Han |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9966305/ https://www.ncbi.nlm.nih.gov/pubmed/36838002 http://dx.doi.org/10.3390/mi14020301 |
Ejemplares similares
-
In-Built N(+) Pocket Electrically Doped Tunnel FET With Improved DC and Analog/RF Performance
por: Li, Jun, et al.
Publicado: (2020) -
Gate-on-Drain Overlapped L-Shaped Channel Tunnel FET as Label-Free Biosensor
por: Das, Suman, et al.
Publicado: (2021) -
Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET
por: Yang, Zhaonian, et al.
Publicado: (2018) -
Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
por: Lu, Hongliang, et al.
Publicado: (2019) -
Optimization of Feedback FET with Asymmetric Source Drain Doping Profile
por: Lee, Inyoung, et al.
Publicado: (2022)